• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

New Zen microarchitecture details

Page 80 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.
Optimistic : Thats fantastic, cant wait to hear more.
Pessimistic : Just shows its ISA compliant. Lets hope it doesnt crash.
 
Optimistic : Thats fantastic, cant wait to hear more.
Pessimistic : Just shows its ISA compliant. Lets hope it doesnt crash.
Doom isn't CPU intensive and a benchmark even PD does far better than usual in.

Sent from HTC 10
(Opinions are own)
 
BTW is it normal to have no labels on the ES chips at all? :sneaky:

ALL of the lasering missing (completely blank)?
I've had such production silicon, but they are for special purpose only. It can be used as a safety measure, since unless you have the right equipment and info, the CPU is nothing but a paper weight :sneaky:
 
ALL of the lasering missing (completely blank)?
I've had such production silicon, but they are for special purpose only. It can be used as a safety measure, since unless you have the right equipment and info, the CPU is nothing but a paper weight :sneaky:
Yep, like this (from the video):
QKMk3mc.jpg
 
Thanks.

If you look where the lady is putting the trays into, it becomes pretty obvious why they are blank chips 😉

Unfused and unmarked parts about to be fused and marked.
OK, thanks. Interesting. Where can I get one? 😉

AMD is giving unusual insights here.
 
Thanks.

If you look where the lady is putting the trays into, it becomes pretty obvious why they are blank chips 😉

Unfused and unmarked parts about to be fused and marked.

Are they binned before that part or are they benched at that stage, then fused and labeled?
 
Thanks for adding to the conversation with insightful facts and knowledge.

IBM's processes, including 14nm SOI, are typically quite exotic. The wafers tend to be expensive, yields aren't great, and so on. This is one of the reasons that IBM never really gained much traction as a general purpose foundry, and why they ultimately paid GloFo to take the fabs.

GloFo, as part of a wafer supply agreement with IBM, will continue to run IBM's exotic processes in its newly acquired fabs for the POWER chips. But it is very unlikely that third party fabless customers will want in on the fabs.

A good clue here is that in recent presentations around OpenPOWER, IBM and its partners have talked about POWER-derivative chips from partners being built by third party manufacturing houses rather than on IBM's old fabs now owned by GloFo.

Anyway, no way AMD is going to use these expensive, low-yielding, and probably difficult to design for processes for future CPUs or GPUs.
 
22nm FDSOI is supposedly already cheaper per transistor (not necessarily taking into account design complexity) than various finFET processes from the "next generation" of nodes. It shouldn't take that long for yield issues associated with 14nm HP finFET to even out simply from repeated iteration, to the point where AMD could seriously consider it as a "step up" node to use after 14nm LPP.
 
IBM's processes, including 14nm SOI, are typically quite exotic. The wafers tend to be expensive, yields aren't great, and so on. This is one of the reasons that IBM never really gained much traction as a general purpose foundry, and why they ultimately paid GloFo to take the fabs.

GloFo, as part of a wafer supply agreement with IBM, will continue to run IBM's exotic processes in its newly acquired fabs for the POWER chips. But it is very unlikely that third party fabless customers will want in on the fabs.

A good clue here is that in recent presentations around OpenPOWER, IBM and its partners have talked about POWER-derivative chips from partners being built by third party manufacturing houses rather than on IBM's old fabs now owned by GloFo.

Anyway, no way AMD is going to use these expensive, low-yielding, and probably difficult to design for processes for future CPUs or GPUs.
http://www.eetimes.com/author.asp?section_id=36&doc_id=1329887
I suppose you have not read this article on the matter of production costs between processes.

I think that AMD will use this(FD-SOI) process for both Zen AND Vega GPUs.
 
I think that AMD will use this(FD-SOI) process for both Zen AND Vega GPUs.

I doubt it. See:

“FinFET technology is expected to play a critical foundational role across multiple AMD product lines, starting in 2016,” said Mark Papermaster, senior vice president and chief technology officer at AMD. “GLOBALFOUNDRIES has worked tirelessly to reach this key milestone on its 14LPP process. We look forward to GLOBALFOUNDRIES' continued progress towards full production readiness and expect to leverage the advanced 14LPP process technology across a broad set of our CPU, APU, and GPU products.”

http://www.globalfoundries.com/news...logy-success-for-next-generation-amd-products
 
Back
Top