Discussion Intel current and future Lakes & Rapids thread

Page 628 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Timmah!

Senior member
Jul 24, 2010
830
82
91

Saylick

Golden Member
Sep 10, 2012
1,598
1,955
136
What is on the second picture? What are the "wings" on the side of SPR with HBM? Does those contain the same stuff, which is on the sides of regular non-HBM SPR, but here does not fit, cause of the HBM? Does that mean different socket?
The 2nd picture is a high-density package version of Meteorlake.
Just a guess: the "wings" on the side of the SPR w/ HBM are likely just additional substrate area for all of the stuff that got pushed out of the way due to the 4 stacks of HBM, which includes the capacitors and that FPGA die that was on the side of the non-HBM version of SPR.
 
  • Like
Reactions: Tlh97 and Timmah!

dullard

Elite Member
May 21, 2001
23,817
1,996
126
I can only assume the tiles align with Intel's presentation:
The SOC tile does match up with their presentation cartoons. But the question stems from the odd size of that large tile if it is the SOC. Alder Lake's SOC is just under 50 mm^2. The photos from Meteor Lake show a large tile just over 100 mm^2. If the large tile is the SOC, then why did it double in size? Someone in this thread hinted that there are also unannounced CPU cores in the SOC (in addition to the CPU tile)--but said so with no public evidence. I can't buy that until there is some sort of evidence. Or maybe Intel is adding something else that we don't yet know. Or Intel is using up old node capacity, but that seems highly doubtful.

The argument for it being the GPU is that it fits the rumored 192 EUs pretty well. 192 EUs is 6 times the 32 EUs of Alder Lake. The big tile is triple the size of Alder Lake's GPU. So, if Intel can find a node that is twice as dense as Intel 7 then it would perfectly fit the rumored 192 EUs.
 

jpiniero

Lifer
Oct 1, 2010
11,320
3,052
136
The SOC tile does match up with their presentation cartoons. But the question stems from the odd size of that large tile if it is the SOC. Alder Lake's SOC is just under 50 mm^2.
Are you including the IO that's on the CPU die AND the PCH?
 

DrMrLordX

Lifer
Apr 27, 2000
19,163
7,920
136
I can only assume the tiles align with Intel's presentation:
That SoC tile is huge!

Meteor Lake is only 2+8? I was kind of expecting them to increase the core count.
There should be a 6+8 compute tile.

The SOC tile does match up with their presentation cartoons. But the question stems from the odd size of that large tile if it is the SOC.
Exactly! What did they put in there to make it so big?
 

igor_kavinski

Platinum Member
Jul 27, 2020
2,536
1,292
96
Exactly! What did they put in there to make it so big?
Maybe it's just for illustration. That looks like a very weird chip to cool. CPU and GPU would produce more heat than the other two tiles, making the heat production very disproportionate in relation to the total available surface area.
 

dullard

Elite Member
May 21, 2001
23,817
1,996
126
Maybe it's just for illustration. That looks like a very weird chip to cool. CPU and GPU would produce more heat than the other two tiles, making the heat production very disproportionate in relation to the total available surface area.
It could be just for illustration, but they did go and make a physical tiled chip to let people photograph. That seems like a lot of work for an illustration. Since these publically shown examples are theoretically mobile or even ultramobile chips, there isn't that much heat to dissipate.

1652301132632.png
 

Exist50

Senior member
Aug 18, 2016
623
555
136
I can only assume the tiles align with Intel's presentation:
That would be a perfectly reasonable assumption. Unfortunately, reasonable does not mean correct, in this case.

I've said it before, but the big center die is SoC, right is GPU, upper left is CPU, and lower left is additional IO.

If the large tile is the SOC, then why did it double in size? Someone in this thread hinted that there are also unannounced CPU cores in the SOC (in addition to the CPU tile)--but said so with no public evidence. I can't buy that until there is some sort of evidence. Or maybe Intel is adding something else that we don't yet know.
It's more than just the PCH. It's basically everything except (most) CPU cores, GPU cores, and a little bit of the IO.

The argument for it being the GPU is that it fits the rumored 192 EUs pretty well. 192 EUs is 6 times the 32 EUs of Alder Lake.
I think the GPU in these images is 64EU (maybe 32?). Not 100% sure though. But definitely not 192EU, at any rate.
 

jpiniero

Lifer
Oct 1, 2010
11,320
3,052
136
I think the GPU in these images is 64EU (maybe 32?). Not 100% sure though. But definitely not 192EU, at any rate.
Figure it has to be 96 at the very least. Remember it's supposedly using N3. While dumb, it does mean that it would be a double shrink+ compared to where they are now.
 
  • Like
Reactions: Mopetar

mikk

Diamond Member
May 15, 2012
3,461
1,202
136
2+8 is MTL-M, this SKU might not get 192 EUs. Pretty sure we will see a bigger GPU segmentation in this generation, even though I hope it's not a poor AMD segmentation where mainly dGPU SKUs get the fastest iGPU and the more useful iGPU SKUs for thin and light devices are downgraded.
 

Exist50

Senior member
Aug 18, 2016
623
555
136
Figure it has to be 96 at the very least. Remember it's supposedly using N3. While dumb, it does mean that it would be a double shrink+ compared to where they are now.
Where do you see N3 for MTL? And I think it's just too small to be anything more than 64EU.
 

NostaSeronx

Diamond Member
Sep 18, 2011
3,451
953
136
Last edited:

DrMrLordX

Lifer
Apr 27, 2000
19,163
7,920
136
The planned 2022 Meteor Lake was supposedly going to use N5 for iGPU tiles. No idea what Intel will be doing what with the delay to 2023.
 

jpiniero

Lifer
Oct 1, 2010
11,320
3,052
136
Where do you see N3 for MTL? And I think it's just too small to be anything more than 64EU.
There's been some rumors that the IGP is N3 and not N5. Either way Alder Lake M is 96 EUs so you figure Intel wouldn't want to regress on that.
 

ASK THE COMMUNITY