• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

Discussion Intel Meteor, Arrow, Lunar & Panther Lakes + WCL Discussion Threads

Page 433 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Wildcat Lake (WCL) Specs

Intel Wildcat Lake (WCL) is upcoming mobile SoC replacing Raptor Lake-U. WCL consists of 2 tiles: compute tile and PCD tile. It is true single die consists of CPU, GPU and NPU that is fabbed by 18-A process. Last time I checked, PCD tile is fabbed by TSMC N6 process. They are connected through UCIe, not D2D; a first from Intel. Expecting launching in Q1 2026.

Intel Raptor Lake UIntel Wildcat Lake 15WIntel Lunar LakeIntel Panther Lake 4+0+4
Launch DateQ1-2024Q2-2026Q3-2024Q1-2026
ModelIntel 150UIntel Core 7 360Core Ultra 7 268VCore Ultra 7 365
Dies2223
NodeIntel 7 + ?Intel 18-A + TSMC N6TSMC N3B + N6Intel 18-A + Intel 3 + TSMC N6
CPU2 P-core + 8 E-cores2 P-core + 4 LP E-cores4 P-core + 4 LP E-cores4 P-core + 4 LP E-cores
Threads12688
Max Clock5.4 GHz4.8 GHz5 GHz4.8 GHz
L3 Cache12 MB6 MB12 MB12 MB
TDP15 - 55 W15 - 35 W17 - 37 W25 - 55 W
Memory128-bit LPDDR5-520064-bit LPDDR5x-7467128-bit LPDDR5x-8533128-bit LPDDR5x-7467
Size96 GB48 GB32 GB128 GB
Bandwidth83 GB/s60 GB/s136 GB/s120 GB/s
GPUIntel GraphicsIntel GraphicsArc 140VIntel Graphics
RTNoNoYESYES
EU / Xe96 EU2 Xe8 Xe4 Xe
Max Clock1.3 GHz2.6 GHz2 GHz2.5 GHz
NPUGNA 3.017 TOPS48 TOPS49 TOPS






PPT1.jpg
PPT2.jpg
PPT3.jpg



As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



LNL-MX.png
 

Attachments

  • PantherLake.png
    PantherLake.png
    283.5 KB · Views: 24,049
  • LNL.png
    LNL.png
    881.8 KB · Views: 25,534
  • INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg
    INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg
    181.4 KB · Views: 72,443
  • Clockspeed.png
    Clockspeed.png
    611.8 KB · Views: 72,329
Last edited:
Arrow lake performance will be very big.. intel has veen good at hiding its true performance
They are masters of hiding the performance. The hid It so good, that they themselves can't find It any longer. 😛

Performance wise ST nothing much in my opinion, nT could surprise or not, who knows.
If they can reign in the power consumption, It will be good enough.
 
Desktop vs Laptop CPUs aren't the same though. The few % differences in internal firmware, memory latency, binning, idle power differences will all add up, plus motherboard settings which might increase peak power significantly for few % faster performance.
I know, but there was no better comparison available.
 
they have to, its on N3B
Not necessarily, If they once more go for max performance, then It doesn't matter If the process is better than what they used with RPL.
Power consumption would be atrocious, just the performance or perf/W will be higher.
Mobile version could be interesting with more limited TDP, although I am not that happy with the old MTL SoC tile.

Then what I see as the biggest problem for Intel is that they plan ARL for both mobile and desktop. At least RPL was made by them. ARL will have only the interposer made by themselves. In 2023 the foundry business made a $7 billion operating loss, then this year and the next It could be only worse.
 
Last edited:
Not necessarily, If they once more go for max performance, then It doesn't matter If the process is better than what they used with RPL.
Power consumption would be atrocious, just the performance or perf/W will be higher.
Mobile version could be interesting with more limited TDP, although I am not that happy with the old MTL SoC tile.
Me neither the Uncore is horrendous Intel 4 CPU themselves are efficient though
 
Rumour has it that bartlett lake is not for regular consumers but for some special vertical like networking or something. So, it may be available only thru some specific oem channels for specific customers. Just guessing.

Also, if it isn’t for the general public, then it may not clock as high as they would want to keep the power usage and heat under control in an industrial setting. Again, just guessing.
Well could buy it 2nd hand from an OEM if they have a 12 p core die on a ring bus.
 
Rumour has it that bartlett lake is not for regular consumers but for some special vertical like networking or something. So, it may be available only thru some specific oem channels for specific customers. Just guessing.

Appears it might be extended to consumers because AI.
 
12 P-cores necessitates a longer ring bus (if that is what they are using). Which would have a latency impact and make it likely worse for gaming than an 8 P-core part.
Not really it will be shorter than 13900K die assuming nothing is added cause 4E cores are roughly 1.2-1.3 times P cores so for 4P cores you roughly save an area worth of an additional P cores
 

Attachments

  • 11715907-4521-4c3d-8e75-3ec5d8f82746_1024x602.png
    11715907-4521-4c3d-8e75-3ec5d8f82746_1024x602.png
    86 KB · Views: 21
  • 6088a70e-2300-4741-ae91-37abb0ee2d8d_1022x185.png
    6088a70e-2300-4741-ae91-37abb0ee2d8d_1022x185.png
    26 KB · Views: 21
I have heard Intel 10nm process node is expensive? Is that true or no?

I mean if it is indeed more expensive than TSMC or their 20A node, wouldn't Intel be better off making the 12 P core only model based on Arrow Lake instead of Raptor Cove?

Or is it not true that 20A and TSMC node they are putting Arrow Lake on is less expensive than their 10nm process node?

Or is Intel simply trying to capture the LGA 1700 market and knock out AMD AM4 market segment regardless and they have lots more 10nm capacity so better off to do 12 + 0 on that rather than 20A or TSMC?
 
I have heard Intel 10nm process node is expensive? Is that true or no?

I mean if it is indeed more expensive than TSMC or their 20A node, wouldn't Intel be better off making the 12 P core only model based on Arrow Lake instead of Raptor Cove?
It would be because it's using DUV but it's a very mature process so switching to a brand new one like 20A or even N3 wouldn't necessarily be cheaper initially. When they mature sure.
Not really it will be shorter than 13900K die assuming nothing is added cause 4E cores are roughly 1.2-1.3 times P cores so for 4P cores you roughly save an area worth of an additional P cores
It doesn't work like this. The cores are a rectangle. And the whole die needs to be a rectangle. It'll just end up being a slightly smaller die instead. Look at the Raptorlake die.
 
I have heard Intel 10nm process node is expensive? Is that true or no?
Yes it is using SAQP basically to print a pattern they have to go through the process 4 times EUV would have made that 1 times so simplification also 10nm has weird quirk like Cobalt being the
I mean if it is indeed more expensive than TSMC or their 20A node, wouldn't Intel be better off making the 12 P core only model based on Arrow Lake instead of Raptor Cove?

Or is it not true that 20A and TSMC node they are putting Arrow Lake on is less expensive than their 10nm process node?
First 20A is a half node like Intel 4 it only contains enough library to make a CPU and minimum IO just like Intel 4 you can't make a Monolithic SOC hencs the derisking of Process basically Intel 4 and 3 are one full node and Intel 20A and 18A are one the later being superset of previous half node also the cost 20A is expensive than Intel 7 but for the PPA it becomes better their foundry cost structure improves why do you think they are raking losses in Foundry it's the hidden truth you need good cost structure if you wanna run foundry they were hiding inefficiency in their foundry for years at least since Brian Kranzich
 
It's cheap... but presumably what they mean by expensive is that the yields are still garbage.
The yields are not garbage tbh otherwise we will not see such big dies of EMR even 13900K is a large die i would consider anything above 200mm2 to be large die
 
It would be because it's using DUV but it's a very mature process so switching to a brand new one like 20A or even N3 wouldn't necessarily be cheaper initially. When they mature sure.

It doesn't work like this. The cores are a rectangle. And the whole die needs to be a rectangle. It'll just end up being a slightly smaller die instead. Look at the Raptorlake die.
Yeah i meant that the die will be smaller cause you saved some area sorry if i sounded confusing 😅
 
After the thread priority and core parking drama with AMD, I hope to see some in-depth analysis of the behavior of Arrow Lake when it arrives. Hopefully compared to Z5 somewhat improved/tweaked.
 
Back
Top