• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

Discussion Zen 7 speculation thread

Page 28 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.
Status
Not open for further replies.
MoistOintment said:
Valve is waiting for something like Zen 7? Call me skeptical, but Valve has made it quite clear by now, both in action and interviews, that they're not interested in adopting the current gen architectures for their hardware because they want to pursue volume at low cost. If Valve is waiting for Zen 7, then that means we shouldn't expect a Steam Deck 2 until after the launch of Zen 8. Maybe they are, but does that mean we're potentially 5+ years away from a SteamDeck 2?
Click to expand...
They were actually quite specific that what they want is to be able to field a successor with significantly better performance (2-3x at least I'd assume) at the same battery life.

On the OLED varient side that might actually be a little easier as blue PHOLED is now more or less cracked (at least matching green PHOLED lifetimes), so that's already a pretty significant power saving from what is likely to be the biggest power drain in the console.
 
marees said:
There are no monolithic low power rdna 5 apus with zen 6 medusa
Click to expand...

If Zen 7 is 2028, it might be a good idea for AMD to have a real Medusa refresh in mid to late 2027, to update Medusa 1 die to Medusa 1 with RDNA5, and possibly also define a new socket with LPDDR6...
 
Joe NYC said:
If Zen 7 is 2028, it might be a good idea for AMD to have a real Medusa refresh in mid to late 2027, to update Medusa 1 die to Medusa 1 with RDNA5, and possibly also define a new socket with LPDDR6...
Click to expand...
Dawg AMD killed the og KRK's (the ones with Z5+ and RDNA4.5) specifically to never do things like that ever again.
 
adroc_thurston said:
Dawg AMD killed the og KRK's (the ones with Z5+ and RDNA4.5) specifically to never do things like that ever again.
Click to expand...

RDNA5 will be a bigger deal, which would be the main reason to do it. To have RDNA5 across the stack. AMD could even get some marketing mileage out of it, in being the same technology as PS6.

But if Zen 7 is really on its heels, such as H2 2027 release, it would not make sense. Only if Zen 7 is mid 2028.
 
Joe NYC said:
RDNA5 will be a bigger deal, which would be the main reason to do it. To have RDNA5 across the stack
Click to expand...
People dgaf about iGPUs.
If you really want it, you can get the two MDS parts that have it (for a price).
Joe NYC said:
AMD could even get some marketing mileage out of it, in being the same technology as PS6.
Click to expand...
Man you just gotta be honest and admit better iGPs make you hard.
Joe NYC said:
But if Zen 7 is really on its heels, such as H2 2027 release, it would not make sense. Only if Zen 7 is mid 2028.
Click to expand...
Yeah CPU/fabric IP matters much much more which is why AMD rechopped their roadmap around major updates there.
 
adroc_thurston said:
People dgaf about iGPUs.
If you really want it, you can get the two MDS parts that have it (for a price).
Click to expand...

If the Medusa Halo Mini is using 2 channels of LPDDR5 and full Medusa Halo has 4 channel LPDDR6, then it seems like AMD will need something that will be in the middle and will become a basis of future mainstream notebooks - - 2 channel LPDDR6.

Such a socket would be a better fit for both Medusa Halo Mini and Medusa 1 (Version 2), with RDNA5 and LPDDR6

adroc_thurston said:
Yeah CPU/fabric IP matters much much more which is why AMD rechopped their roadmap around major updates there.
Click to expand...

It seems like AMD is doing something with "Verano" + Mi450 that may be IO related, but maybe something even bigger is coming later.

An interesting tweet today from Hot Aisle:

https://twitter.com/x/status/1993510998398189965
 
Joe NYC said:
RDNA5 will be a bigger deal, which would be the main reason to do it. To have RDNA5 across the stack. AMD could even get some marketing mileage out of it, in being the same technology as PS6.

But if Zen 7 is really on its heels, such as H2 2027 release, it would not make sense. Only if Zen 7 is mid 2028.
Click to expand...
Bruh we'll be lucky to get desktop Zen 6 before Q1 2027, and there's ZERO chance of getting desktop Zen 7 in 2027. What is everyone smoking, it must be some pretty good shat?
 
Joe NYC said:
If the Medusa Halo Mini is using 2 channels of LPDDR5 and full Medusa Halo has 4 channel LPDDR6, then it seems like AMD will need something that will be in the middle and will become a basis of future mainstream notebooks - - 2 channel LPDDR6.

Such a socket would be a better fit for both Medusa Halo Mini and Medusa 1 (Version 2), with RDNA5 and LPDDR6
Click to expand...
They don't need a filler between two high-end parts.
They also won't ever do a full on SoC rebuild to swap in a newer GPU IP no one gives a squat about.
Joe NYC said:
It seems like AMD is doing something with "Verano" + Mi450 that may be IO related, but maybe something even bigger is coming later.
Click to expand...
a) Verano is for MI500 gen
b) MI400 itself is I/O related since it's composable. Tons of stuff that's boring nerd garbage you'll never be interested in.
 
adroc_thurston said:
a) Verano is for MI500 gen
b) MI400 itself is I/O related since it's composable. Tons of stuff that's boring nerd garbage you'll never be interested in.
Click to expand...

You are right, I forgot that Verano is for Mi500

Could it have some custom IO beyond PCIe Gen 6 or is AMD sticking with the standards and perhaps moving to PCIe Gen 7?

Might be too early for PCIe 7 in 2027.
 
adroc_thurston said:
Dawg AMD killed the og KRK's (the ones with Z5+ and RDNA4.5) specifically to never do things like that ever again.
Click to expand...
Which would make a lot more sense if they hadn't also killed any RDNA4 APUs, assuming any existed in the first place.

Seems like a waste to have put so much effort into the µArch only to make just 2 dGPU dies from it.

Unless PS5 Pro APU development subsidized it, so the losses aren't so bothersome?
 
soresu said:
Which would make a lot more sense if they hadn't also killed any RDNA4 APUs, assuming any existed in the first place.
Click to expand...
APUs were always 4.5.
soresu said:
Seems like a waste to have put so much effort into the µArch only to make just 2 dGPU dies from it.
Click to expand...
Three halo parts were cut off.
The HPC accelerators live on (hallo MI400).
soresu said:
Unless PS5 Pro APU development subsidized it, so the losses aren't so bothersome?
Click to expand...
Semi-custom stuff subsidizes nothing and is in no way attached to any part of AMD's roadmap.
 
adroc_thurston said:
Semi-custom stuff subsidizes nothing and is in no way attached to any part of AMD's roadmap.
Click to expand...
So Sony paid nothing for RDNA4 development?!

Jeez that makes it even worse.

I guess they will make a big return from GFX1250 so it is still a win even if it's not all RDNA4.
 
adroc_thurston said:
Nope.
You'll just have to pay more.
Click to expand...
Someone will I'm sure - but no me.

I got my 9060 XT back in June and I'm perfectly happy to wait until prices come back down again to go AM5/DDR5 for Zen6.

I might even skip it entirely for Zen7 to get a more substantial IPC and core count boost from my 3950X.
 
soresu said:
So Sony paid nothing for RDNA4 development?!

Jeez that makes it even worse.

I guess they will make a big return from GFX1250 so it is still a win even if it's not all RDNA4.
Click to expand...
Considering Sony doesnt use RDNA4, why would they? Project Amethest is a joint effort, but I doubt it had much if any, impact on the development of RDNA 4, even if PS5 Pro may implement some RDNA 4 IP in its semi-custom GPU.
 
From previous discussions in this thread, the current assumption is that Zen7 will be 32C/64T for top SKU and 16C/32T per CCD on DT.

If that turns out to be the case, then what can be expected for the bottom SKU, e.g. 12C/24T? That would map to the current case for Zen5 where we have 8C/16T for a fully working CCD, and 6C/12T for bottom SKU which is 75% of the fully working one.
 
Last edited:
Status
Not open for further replies.

TRENDING THREADS

Back
Top