• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

Discussion Qualcomm Snapdragon Thread

Page 188 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.
Low-res but for now it’ll do. Didn’t see them posted.
 

Attachments

  • IMG_0149.jpeg
    IMG_0149.jpeg
    199.9 KB · Views: 57
  • IMG_0150.jpeg
    IMG_0150.jpeg
    136.2 KB · Views: 66
Likely the cost of 12 MB vs 16 MB of L2 --they integrate the modem (a part which Srouji called the most complex that his team ever undertaken) which Apple does not.

They crammed SME, 50% more GPU cache, a better modem and a better NPU into the same die size --impressive.
Yeah very impressive.
 
The 192b memory bus for the top SKU looks interesting. Good to see the continued march towards faster memory with both wider buses and high MT.
That gives us Apples Mx Pro/Max/Ultra, AMD's Strix Halo and the Qualcomm X2 with greater than 128bit buses on consumer hardware.
 
The 192b memory bus for the top SKU looks interesting. Good to see the continued march towards faster memory with both wider buses and high MT.
That gives us Apples Mx Pro/Max/Ultra, AMD's Strix Halo and the Qualcomm X2 with greater than 128bit buses on consumer hardware.
It's only 192b for a single meme-y MoP SKU unfortunately.
 
Any idea why the IPC measurement would be at 3.65GHz instead of 4.61GHz? (Similar lower freq measurement for the 8 Elite)
1758783236689.png
Using the line curves (at peak score/frequency), I got 2.14 pts/GHz for Int, and 3.58 pts/GHz for FP.
 
So pretty obvious that the X2 Elite Extreme is a binned X2 Elite. And I'm gonna guess the 12 core X2 Elite is also the same die, but binned on defects/power rather than clock rate.

I wonder what the 1T power difference is between 5.0 GHz and 4.7 GHz? How much extra power are they burning for that last 6% of clock? Were they just squeezing every drop they could while still yielding a useful number of top bin dies, or were they chasing some particular performance target? Anyone see anything out there or on the horizon that the 5 GHz part just barely beats, but the 4.7 GHz part falls short of?
 
So pretty obvious that the X2 Elite Extreme is a binned X2 Elite
Wrong, it's basically a halo SKU, with MoP (and thus full memory width) and a different package.
And I'm gonna guess the 12 core X2 Elite is also the same die, but binned on defects/power rather than clock rate.
Yup and there's also a dedicated 6+6 die for mainstream later on.
Anyone see anything out there or on the horizon that the 5 GHz part just barely beats, but the 4.7 GHz part falls short of?
yea.
 
Frequency stability.
Gotcha. I should point out. He probably will give a max frequency version.
As in:
1758785863186.jpeg
But clearly, we can deduce from the curve plots.
Looks like IPC in integer increased by 4% and in floating point by 8%.
Quite similar to the IPC increase for the A19P (just reversing with Int/FP).
 
Last edited:
Back
Top