Discussion Intel Meteor, Arrow, Lunar & Panther Lakes + WCL Discussion Threads

Page 820 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
942
857
106
Wildcat Lake (WCL) Specs

Intel Wildcat Lake (WCL) is upcoming mobile SoC replacing Raptor Lake-U. WCL consists of 2 tiles: compute tile and PCD tile. It is true single die consists of CPU, GPU and NPU that is fabbed by 18-A process. Last time I checked, PCD tile is fabbed by TSMC N6 process. They are connected through UCIe, not D2D; a first from Intel. Expecting launching in Q1 2026.

Intel Raptor Lake UIntel Wildcat Lake 15W?Intel Lunar LakeIntel Panther Lake 4+0+4
Launch DateQ1-2024Q2-2026Q3-2024Q1-2026
ModelIntel 150UIntel Core 7Core Ultra 7 268VCore Ultra 7 365
Dies2223
NodeIntel 7 + ?Intel 18-A + TSMC N6TSMC N3B + N6Intel 18-A + Intel 3 + TSMC N6
CPU2 P-core + 8 E-cores2 P-core + 4 LP E-cores4 P-core + 4 LP E-cores4 P-core + 4 LP E-cores
Threads12688
Max Clock5.4 GHz?5 GHz4.8 GHz
L3 Cache12 MB12 MB12 MB
TDP15 - 55 W15 W ?17 - 37 W25 - 55 W
Memory128-bit LPDDR5-520064-bit LPDDR5128-bit LPDDR5x-8533128-bit LPDDR5x-7467
Size96 GB32 GB128 GB
Bandwidth136 GB/s
GPUIntel GraphicsIntel GraphicsArc 140VIntel Graphics
RTNoNoYESYES
EU / Xe96 EU2 Xe8 Xe4 Xe
Max Clock1.3 GHz?2 GHz2.5 GHz
NPUGNA 3.018 TOPS48 TOPS49 TOPS






PPT1.jpg
PPT2.jpg
PPT3.jpg



As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



LNL-MX.png
 

Attachments

  • PantherLake.png
    PantherLake.png
    283.5 KB · Views: 24,044
  • LNL.png
    LNL.png
    881.8 KB · Views: 25,531
  • INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg
    INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg
    181.4 KB · Views: 72,440
  • Clockspeed.png
    Clockspeed.png
    611.8 KB · Views: 72,327
Last edited:

Io Magnesso

Senior member
Jun 12, 2025
578
165
71
If the feedback on this problem is a problem specific to MSI, It would be a problem if I sent it to Intel Intel has created XMP standards, but it's not making a motherboard. Better to report to the MSI forums.
 
  • Like
Reactions: igor_kavinski
Jul 27, 2020
28,174
19,218
146
Based on this, I have to rescind my praises for Arrow Lake and Z890 and sadly call it instable, I have never seen my event viewer throwing so many criticals and warnings withing an hour.
Arrow Lake gets a 2/10 after retrying the platform and wasting my time.
Have to question your weird conclusion. It's MSI's fault. Intel can't be held responsible for MSI botching their BIOS/mobo validation.
 

AcrosTinus

Senior member
Jun 23, 2024
221
226
76
Have to question your weird conclusion. It's MSI's fault. Intel can't be held responsible for MSI botching their BIOS/mobo validation.
The weird conclusion comes from being mad about the wasted time, In my naive thought MSI and Intel are tight and the Intel SWEs would not letting something this bad pass. Literally crashing the system on a hourly basis. I will admit though that without insight, Intel's fault is minimal but still as a customer it feels bad. My first MSI board, what a let down.
 
  • Like
Reactions: igor_kavinski

poke01

Diamond Member
Mar 8, 2022
4,872
6,198
106
The weird conclusion comes from being mad about the wasted time, In my naive thought MSI and Intel are tight and the Intel SWEs would not letting something this bad pass. Literally crashing the system on a hourly basis. I will admit though that without insight, Intel's fault is minimal but still as a customer it feels bad. My first MSI board, what a let down.
I would not buy MSI again. Thanks for investigating
 
  • Like
Reactions: Io Magnesso
Jul 27, 2020
28,174
19,218
146
My first MSI board, what a let down.
I haven't seriously considered an MSI mobo ever since I saw someone's failed SATA port corrupting HDD data back in the 845 chipset days. That was a brand new mobo not even 6 months old. Since then, I've had an MSI Geforce 1060 3GB which didn't crap out and I also have a MSI Z690 DDR4 mobo that I never found the time to use (idea was to flash modded BIOS to try to enable AVX-512 on my 12700K). My current rating for these Taiwanese manufacturers is ASROCK, Gigabyte, ASUS and MSI, in that order. ASUS is lower mainly because their prices are hardly ever attractive.
 

DavidC1

Platinum Member
Dec 29, 2023
2,182
3,329
106
Why decode width will continue to scale:

When people give the argument that we don't need more decoders, the defense is that ILP is in average no more than 2, or 3.

However, the reason CPUs get wider is not for the average case. In United States, the average lifespan is about 80 years old. But we don't tell 80 year olds that "it's time for you to die", and you get no healthcare or any help. Average means there are cases where it's lower and where it's higher. You try to make the average higher by helping everyone, those that might die much earlier, those that might die at average, and those that are already past average.

Wider decoders exist for the peaks, because there are scenarios where ILP can go into many double digits.

A CPU doesn't only consist of decoders. It consists of many different blocks. Thus, from a power/area perspective, decoders are only a fraction of it. If for example a decoder block only takes 4% of the die, it would be worth doubling the amount if it nets you 4% extra performance.

Architecting a better general purpose CPU is basically finding what is the ideal balance between area and power for commonly used application base at the time.

Say you get 2% gain for each of the 5 basic blocks in the CPU: decoders, reservation stations and buffers, execution units, memory hierarchy, better branch prediction, then you end up with a respectable 10%. If you then only needed 2% area and power increase for each of the 5 basic blocks, then it's worth doing it.

If the supposed one block only took 2% of the area/power, then it's worth doubling that block, because while isolating it sounded like a bad tradeoff with 100% increase for just 2% performance, in the big picture you got 2% for extra 2% power/area.
 
  • Like
Reactions: Doug S

Io Magnesso

Senior member
Jun 12, 2025
578
165
71
By who, and why? Chips and Cheese does good work providing analysis at the microarchitectural and SOC design level.
No, there was a topic that I hated ChipsandCheese before.
I thought it was a bit contradictory
I am entertaining their content
 

Magio

Senior member
May 13, 2024
207
246
76
It's launching In 2025 in limited quantity there is no doubt about it.
Yeah if I had to guess I'd say late Q4 launch in very few of SKUs from Intel's top partners (Dell, Lenovo, Asus, HP?), followed by more models revealed at CES for release in Q1/Q2 2026.
 
  • Like
Reactions: Io Magnesso

511

Diamond Member
Jul 12, 2024
5,449
4,878
106
Yeah if I had to guess I'd say late Q4 launch in very few of SKUs from Intel's top partners (Dell, Lenovo, Asus, HP?), followed by more models revealed at CES for release in Q1/Q2 2026.
Yup also only die config will be available For that launch it should be 4+8+4+12 Xe3 Config
 
  • Like
Reactions: DKR and Io Magnesso

Magio

Senior member
May 13, 2024
207
246
76
Yup also only die config will be available For that launch it should be 4+8+4+12 Xe3 Config

Which is good because it's the only die config that interests me in PTL. ;)

Just hoping it performs well on the low end of its TDP limits.
 
  • Like
Reactions: Io Magnesso

511

Diamond Member
Jul 12, 2024
5,449
4,878
106
Should 4xe3 cores match lunar lakes 8 xe2 cores?
nope that's too much but maybe they would match 8Xe1 core MTL or slightly less which should be decent imo. btw i am baffled by only 4Xe3 cores should have been 6 Xe3 cores since each render slice is 6 Xe3 cores max.
 

poke01

Diamond Member
Mar 8, 2022
4,872
6,198
106
nope that's too much but maybe they would match 8Xe1 core MTL or slightly less which should be decent imo. btw i am baffled by only 4Xe3 cores should have been 6 Xe3 cores since each render slice is 6 Xe3 cores max.
Than wtf is Intel doing?????!

I ain’t paying for the top sku for the 12 GPU cores that’s gotta cost a lot of $$$. Lunar lake comes with 7-8 on the usable SKUs. 226V is 7 core and 256V is 8 core.

I can tell that 12Xe3 SKU will be low volum just like the 288V..
 

mikk

Diamond Member
May 15, 2012
4,333
2,413
136
Your comparison is not good. 288V is just one SKU whereas 12Xe3 will be included in several SKUs of PTL-H. Furthermore PTL-U is a cheaper solution for the mass whereas LNL-M is a more premium focused product. Intel needs something cheaper than LNL-M. PTL-U is not a LNL-M successor.
 

Io Magnesso

Senior member
Jun 12, 2025
578
165
71
As expected, the possibility is low, The XE3 4CORE may have the same performance as the Xe2 8-core…
 

511

Diamond Member
Jul 12, 2024
5,449
4,878
106
Your comparison is not good. 288V is just one SKU whereas 12Xe3 will be included in several SKUs of PTL-H. Furthermore PTL-U is a cheaper solution for the mass whereas LNL-M is a more premium focused product. Intel needs something cheaper than LNL-M. PTL-U is not a LNL-M successor.
It's CPU is definitely better than the LNL part the only regressed part is the GPU