• We should now be fully online following an overnight outage. Apologies for any inconvenience, we do not expect there to be any further issues.

Discussion Intel current and future Lakes & Rapids thread

Page 495 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

coercitiv

Diamond Member
Jan 24, 2014
7,379
17,494
136
Dealing with a nasty head cold. Can someone kind enough please give me the cliff notes of the last 1-2 weeks of Intel Alderlake info? Are we still A GO for a October launch?
In the last two weeks people discovered there's such a thing as PL4 for Intel CPUs. We are still in the process of acknowledging (as a group) the major difference between continuous power and peak power consumption for both modern PC power supplies and VRM stages.

As a general rule of thumb, as long as you see people arguing about power consumption in this thread it means there have been no further developments/leaks about launch timeline and/or performance. Get well soon.
 

mikk

Diamond Member
May 15, 2012
4,308
2,395
136
What I find curious is the PL2 numbers. PL2 for ADL chips thus far have been lower (225W or 228W, can’t remember). Intel never learns…


One of them could be outdated. The reported PL2 for ADL-S QS was 228W.
 

Abwx

Lifer
Apr 2, 2011
11,885
4,873
136
Some rumour, initiated by an usual suspect :

 

uzzi38

Platinum Member
Oct 16, 2019
2,746
6,655
146
Some rumour, initiated by an usual suspect :

Seems feasible enough, nothing there stands out as being hugely new nor surprising information either if I'm honest.

All except one thing.

What happened to LPDDR5X support that was supposedly coming with Raptor?
 
Last edited:

mikk

Diamond Member
May 15, 2012
4,308
2,395
136
Some rumour, initiated by an usual suspect :



It confirms earlier rumors from Raichu and Moore's Law Is Dead, the 8+16 core count in particular. LPDDR5-6500 doesn't make sense because LPDDR5-6400 is the highest according to specification.
 

jpiniero

Lifer
Oct 1, 2010
16,840
7,284
136

RTX2080

Senior member
Jul 2, 2018
344
542
136

Gideon

Platinum Member
Nov 27, 2007
2,030
5,035
136
If Raichu is to be believed, Golden Cove is pretty massive:


6D 8U 512R It means that:
  • 6 Simple Decoder (not include Complex Decoder)
  • 8 uops/cycle
  • 512 entries ReOrder buffers.
  • Let we see.
    🥰
    I have more information but I can't release it.

Makes me worry a bit about Zen 4 if it's just Zen 3 with AVX-512 and minor improvements
 

jpiniero

Lifer
Oct 1, 2010
16,840
7,284
136
Ooh, AT is claiming that AVX-512 won't be enabled even if you turn the small cores off on Alder Lake. Marketing must have decided that this was too confusing but too late to remove it physically from the client design. (or as I mentioned before maybe only embedded customers running Linux will get access)
 

naukkis

Golden Member
Jun 5, 2002
1,020
853
136
So Intel still did increase everything in Golden Cove when they had to know that it will lead to similar increase to power usage and efficiency. It's Comet lake to Rocket lake again repeated in 10nm.
 

gdansk

Diamond Member
Feb 8, 2011
4,589
7,724
136
Regarding the architecture revelations: GC is huge. No wonder you can fit 4 Gracemonts in that same area. I wonder how much faster it'll actually be than Zen 3D.

Both desktop processors and mobile processors will now have AVX-512 disabled in all scenarios.
Oof.
 

Racan

Golden Member
Sep 22, 2012
1,321
2,403
136
It's important to note that is for Golden Cove only. Intel is claiming larger gains for Gracemont. It will be interesting to see where everything lands.
Yeah so far it looks like Gracemont is a far larger leap over it's predecessor.