• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

Speculation: Ryzen 4000 series/Zen 3

Page 138 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.
Every single person in the rumour scene has been saying the same thing for a while. Getting any info from AMD is very difficult now. AMD are going to very great lengths to prevent any sorts of leaks.

Major Zen 3 leaks are not going to happen so easily. RDNA2 leaks probably won't happen until a week or two prior to launch (because there won't be any supporting drivers released to even OEMs).

Stop worrying about there not being leaks/samples. They exist and certain customers have them, you just won't hear about it for a while.

Anywho, I came to post this:

 
Bulldozer's core(K10) of 2 ALUs and 2 AGUs were more efficient than Greyhound's core(K8) of 3 ALU or 3 AGU. The entire Bulldozer architecture in itself has 4 ALUs, 4 AGUs, 4 FPUs. So, it isn't really surprising for a smaller core on a more advanced node to be able to have four ALUs and four FPUs. Since, Bulldozer already had four ALUs and four FPUs on 32nm => It isn't a far push to get Zen on 14nm to also have four ALUs and four FPUs in less area.

The only case of AMD increasing ALU counts is from the total accessible in a CMT module. As the CMT architecture can be re-assembled into a SMT architecture with ease.
But K8 and K10 was still K7 based which was decade old microarchitecture. There was such a limiting things like ALU-AGU clusters. Intel's Core1 Yonah had modern decoupled ALUs and AGUs allowing to extract much higher IPC from code. Bulldozer had also this modern decoupled design (2xALU + 2xAGU), much wider OoO window and yet often much lower IPC than old K8/K10 (3x ALU-AGU).

I know you like BD, I guess you own one, but the truth is that 2xALU BD was awful design and huge step backward. Everybody expected 4xALU design in that time and if AMD did that, they would be 2 years ahead Intel's 4xALU Haswell (2013) and Apple's 4xALU A7 Cyclone (2013). This is the cause of 5 years of stagnation in x86 world what was presented as IPC wall, frequency wall and other Intel's BS. Best x86 core today cannot reach IPC/PPC of Apple A10 from 2015. That's a shame and evidence of design stagnation.

Apple's using core with 6xALU since 2017, Alpha EV8 was 8xALU in 2003.... how much evidence do you need that 2xALU design was outdated back in 2000. Same like 4xALU is outdated in 2020. From this point of view Zen3 has to be at least 6xALU design otherwise they will be in deep deep trouble.
 
N7+ is better but neither of them are much better than N7 in my opinion, it wont change much if it's N7P or N7+, even N6. N5 would be exciting, though.

wikichip_tsmc_logic_node_q2_2019.png
 
N7+ is better but neither of them are much better than N7 in my opinion, it wont change much if it's N7P or N7+, even N6. N5 would be exciting, though.

wikichip_tsmc_logic_node_q2_2019.png

N7+ has few advantages over N7,N7P .
18% Higher logic density
1 fin transistor for use in non timing critical area.
Enhanced pattern fidelity and reduced process complexity (lower cycle time and higher wafer throughput due to EUV)
Tighter via resistance distribution due to better pattern uniformity


I think the clock freq gain from N7 to N7+ is likely to be 200 Mhz for max freq and a larger gain of 300 Mhz for all core turbo. I would expect a 4.9 Ghz ST clock for the top bin Vermeer SKU. All core turbo could be 4.5 Ghz.
 
Every single person in the rumour scene has been saying the same thing for a while. Getting any info from AMD is very difficult now. AMD are going to very great lengths to prevent any sorts of leaks.
Preventing leaks for a new chip typically means either:
  • A: Preventing a demand-drop for the current generation from customers realizing they are buying soon outdated products.
  • B: Preventing the competition from using that information to react to the new products early.
A (Demand-drop) I don't see as an issue for AMD. They can easily use the capacity for mobile chips, etc.
B (keep Intel in the dark) Is much more likely. AMD has successfully fooled Nvidia with Navi pricing. This time it may be Intel ...?
 
Zen 3 could be very big for AMD (and for us of course), if intel cant release rocket lake soon enough and zen 3 delivers what is expected then they have to play their cards very carefully. if all the techtubers recommend and label it as the ''best of the best'', single and multithread perforance, price-performance, power consumption, then intel lost. rocket lake wont change much after that even if it has better single thread perf, it will be a catch-up with worse power consumption (''14nm+++''), fewer cores, etc.
 
Preventing leaks for a new chip typically means either:
  • A: Preventing a demand-drop for the current generation from customers realizing they are buying soon outdated products.
  • B: Preventing the competition from using that information to react to the new products early.
A (Demand-drop) I don't see as an issue for AMD. They can easily use the capacity for mobile chips, etc.
B (keep Intel in the dark) Is much more likely. AMD has successfully fooled Nvidia with Navi pricing. This time it may be Intel ...?
Their prime motivator 100% is demand drop. They're literally about to launch a ryzen 3000 refresh and potentially soon zen 2 apus. Ryzen 3000 sales are still incredibly strong for AMD right now, what better way to absolutely destroy their sales than to announce that zen 3 is only a few months away and it probably destroys zen 2 in performance.

They might also be playing a game with intel since rocket lake has also been pretty leak tight, but really IMO they're staying quiet because zen 2 is still selling very well and they don't want to hurt that.
 
I haven't been following this at all, but what would be a reasonable expectation for performance? Will Intel have to give up the gaming crown? I'm stuck at nearly 2 yr old 9900K @ 5GHz and haven't used AMD since A64, will or should the new lineup be able to kick Intel down from the specific best case they have at the moment? If I can get 10 or 12 cores and indisputable better performance in the best Intel case (gaming) then I may actually consider Zen 3 whereas I earlier had resigned to not be able to get a worthwhile upgrade for 1-2 more years. Or is Zen 3 targeting something completely different?
 
I haven't been following this at all, but what would be a reasonable expectation for performance? Will Intel have to give up the gaming crown? I'm stuck at nearly 2 yr old 9900K @ 5GHz and haven't used AMD since A64, will or should the new lineup be able to kick Intel down from the specific best case they have at the moment? If I can get 10 or 12 cores and indisputable better performance in the best Intel case (gaming) then I may actually consider Zen 3 whereas I earlier had resigned to not be able to get a worthwhile upgrade for 1-2 more years. Or is Zen 3 targeting something completely different?

This is exactly what Zen 3 is bringing to the table (fingers crossed). A likely 12-18 month superiority across the board, no matter how much power Intel is willing to pour into a 14nm+++++ Skylake derivative.

It's my opinion that Intel will come back swinging at some point, but it doesn't appear that will really be 2020/2021.
 
Zen + was basically Zen redux. Zen 3 is a new design so they'll use the full advantages of the node.
Maybe. That depends on their goal. Not maximizing transistor density may be one way of enabling higher clocks without being thermally limited.

We don't know enough details but I'd be incredibly surprised if they packed 100% of the transistors per mm2 onto the chiplets.
 
I haven't been following this at all, but what would be a reasonable expectation for performance? Will Intel have to give up the gaming crown? I'm stuck at nearly 2 yr old 9900K @ 5GHz and haven't used AMD since A64, will or should the new lineup be able to kick Intel down from the specific best case they have at the moment? If I can get 10 or 12 cores and indisputable better performance in the best Intel case (gaming) then I may actually consider Zen 3 whereas I earlier had resigned to not be able to get a worthwhile upgrade for 1-2 more years. Or is Zen 3 targeting something completely different?
Nobody knows. Each generation naturally targets better performance but only independent reviews of the final product can show its strong and weak sides.

Zen 3 will have a unified 8c CCX, this will help thread jumping and utilizing the whole L3 for 8c models. However, the rest of latency problems will likely prevail. The IPC is gonna go up but how much particulary in games... dunno.

I'd say a 5GHz 9900K will be more than good for many years to come.
 
I haven't been following this at all, but what would be a reasonable expectation for performance? Will Intel have to give up the gaming crown? I'm stuck at nearly 2 yr old 9900K @ 5GHz and haven't used AMD since A64, will or should the new lineup be able to kick Intel down from the specific best case they have at the moment? If I can get 10 or 12 cores and indisputable better performance in the best Intel case (gaming) then I may actually consider Zen 3 whereas I earlier had resigned to not be able to get a worthwhile upgrade for 1-2 more years. Or is Zen 3 targeting something completely different?
Aside from benchmarks it's unlikely you would see any difference while playing on or using your computer. Just go crazy on the GPU and enjoy. 😉
 
Maybe. That depends on their goal. Not maximizing transistor density may be one way of enabling higher clocks without being thermally limited.

We don't know enough details but I'd be incredibly surprised if they packed 100% of the transistors per mm2 onto the chiplets.
Didn't exactly say that they would, although I now see that it could be seen as such.
 
Do to AMD's focus with gaming they should just integrate an Integer core into the RDNA's workgroup. They already use the same physical design techniques, SRAM, register files, etc. Then, allow the integer core to push fixed/float arithmetic instruction loads via translation logic units on to the local RDNA CUs. Thus, giving a logical core access to 64 ALUs!!!
 
Back
Top