00810F11h => Raven Ridge
00810F80h => Picasso
00810F81h => Picasso
00820F00h => Raven Ridge 2
00820F01h => Raven Ridge 2
the 60 before the F means it is Renoir.
00860F00h \ Zen2 \ Renoir \ RN-A0 \ 7nm
00860F01h \ Zen2 \ Renoir \ RN-A1 \ 7nm
00860F10h \ Zen2 \ Renoir \ RN-B0 \ 7nm
00860F80h \ Zen2 \ Lucienne \ LN-A0 \ 7nm
Means it is the same die just respun...
FX8100 (Bulldozer): 600F12 <== Zambezi
FX8300 (Piledriver): 600F20 <== Vishera (Same die, new FEOL)
A10 5800K (Piledriver): 610F01 <== Trinity (TN)
A10 6800K (Piledriver): 610F31 <== Richland (RL, Same die, new FEOL)
A10 7850K (Steamroller): 630F01 <== Kaveri, KV (GV, Godavari is probably 630F81)
A10 9700 (Excavator): 660F51 <== Bristol, BR (CZ, Carrizo is probably 660F01)
800F11 <== Summit, ZP
800F82 <== Pinnacle, PiR
Not once has the xxF shared between models have been huge die reforming changes. So, Lucienne pretty much has to be identical to previous versions. Thus, Renoir and Lucienne is the same die. Just like Zambezi<->Vishera, Trinity<->Richland, Kaveri<->Godavari, Carrizo<->Bristol, Raven<->Picasso, Summit<->Pinnacle, etc so on so forth.Renoir as far as my deep dive does support LPDDR5, but since it doesn't support DDR4 ECC(144-bit({64+8} x 2) PHY) it might not support DDR5 ECC(160-bit({32+8} x 4) PHY). I am not sure if DDR5 supports ECC-less implementations. If it does it also supports DDR5 up to 6400 Mbps.
Renoir uses the DCT IP w/ LPDDR5/LPDDR4X/LPDDR4 and no-ECC DDR5(if possible)/DDR4 combo phy/controller. Do to the January 2020 update for the LPDDR5 spec, it was probably delayed(to Lucienne) or canned(for Renoir).
JESD209-5 => February 2019
JESD209-5A => January 2020
- Additional power reduction functions including WCK power reduction
- Optimized Refresh
- Data/Byte selectable Write X
- Additional SI improvements
- ODT Rank to Rank turnaround improvement
- ODT function for CS pin
- Pin capacitance decrease
Changes added from 5 to 5A spec.
https://valid.x86.fr/nmltsi => Carrizo DDR3, 660F01
http://valid.x86.fr/m49wkt => Bristol DDR4, 660F51
As with these two, it has been done before, thus it can happen again between Renoir and Lucienne.
On another note I have seen mentions for a Zen3 APU for LPDDR5/DDR5/GDDR6 support(it has no support for DDR4 or LPDDR4(x)).
H-models => DDR5(SO-DIMM) or GDDR6(BGA)
U-models => DDR5(SO-DIMM) or LPDDR5(BGA)