Discussion Intel Nova Lake in H2-2026: Discussion Threads

Page 7 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

jpiniero

Lifer
Oct 1, 2010
16,493
6,987
136
Seriously, textbooks will be written on how Pat fumbled the whole thing. He had complete control. Kept making grave mistakes. Over and over. His problem is that he didn't take much interest in engineering matters. Left it up to the fools. The same fools who came up with Rocket Lake and then Raptor Lake. I wouldn't be surprised if disabling AVX-512 was Pat's decision and it was made in a desperate attempt to upsell the Xeon W CPUs which are still priced extremely high. Intel had no interest in making money. Just wanted to keep up appearances of being their former self. A technology leader. Without any technical leadership.

The decision to give up on AVX-512 on big.LITTLE long predates Pat.

Fun Fact: Desktop Skylake went through 4 1/2 years of refreshes. Alder/Rocket/Bartlett would be 4 years if Bartlett gets released at the end of the year.
 
  • Like
Reactions: Io Magnesso

poke01

Diamond Member
Mar 8, 2022
3,751
5,082
106
10% increase in ST is pathetic especially on N2. No wonder this company is dead
 

poke01

Diamond Member
Mar 8, 2022
3,751
5,082
106
Like seriously AMD will lap them easily in nT too with less cores.

Who cares about wider vectors when you can’t even get a proper core design…
 

Io Magnesso

Senior member
Jun 12, 2025
508
140
71
Intel seems to have created garbage with TSMC N2
The idea that using TSMC's process can improve is a silly idea.
The problem is to devise what kind of cooking can be done to provide an excellent CPU while using the TSMC process.
 
Last edited:

Io Magnesso

Senior member
Jun 12, 2025
508
140
71
That being said, it's a big deal just to improve the IPC by 10(?)%. It is quite difficult to try to improve the IPC by improving the architecture compared to the past.
There is no magic
 

poke01

Diamond Member
Mar 8, 2022
3,751
5,082
106
Intel seems to have created garbage with TSMC N2
The idea that using TSMC's process can improve is a silly idea.
The problem is to devise what kind of cooking can be done to provide an excellent CPU while using the TSMC process.
lets hope its an early estimate. They can improve the the P core, it won't launch for another 18 months.
 
  • Like
Reactions: Io Magnesso

branch_suggestion

Senior member
Aug 4, 2023
711
1,535
96
So lets make some estimates for NVL-S perf.
Gaming ~5% faster than 9800X3D, well behind Z6X3D.
1T, ~3900 GB6.4 vs ~4k+ Z6
nT, ~4k CB24 vs ~3750 Z6 24c (nearly Intel best case, AMD wins in anything FP heavy)
Not good famalam, considering this is an iso-node showdown.
 

Kepler_L2

Senior member
Sep 6, 2020
885
3,618
136
So lets make some estimates for NVL-S perf.
Gaming ~5% faster than 9800X3D, well behind Z6X3D.
1T, ~3900 GB6.4 vs ~4k+ Z6
nT, ~4k CB24 vs ~3750 Z6 24c (nearly Intel best case, AMD wins in anything FP heavy)
Not good famalam, considering this is an iso-node showdown.
Regular NVL-S isn't getting anywhere near 9800X3D gaming perf, and bLLC is very TBD considering how garbage their current L3 is.
 

branch_suggestion

Senior member
Aug 4, 2023
711
1,535
96
Gaming you have to account for bLLC options and idk the L3 perf on NVL.
I already did, that is my bLLC estimate.
Also assumes the L3 is pretty decent but not AMD level.
Without hybrid bonding it is hard to see them beat a similarly powerful core in extended L3 apps like gaming.
Regular NVL-S isn't getting anywhere near 9800X3D gaming perf, and bLLC is very TBD considering how garbage their current L3 is.
That is bLLC estimate, vanilla is getting crushed still of course.
 
  • Like
Reactions: Tlh97 and Kepler_L2