Discussion Intel Meteor, Arrow, Lunar & Panther Lakes + WCL Discussion Threads

Page 602 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
851
802
106
Wildcat Lake (WCL) Preliminary Specs

Intel Wildcat Lake (WCL) is upcoming mobile SoC replacing ADL-N. WCL consists of 2 tiles: compute tile and PCD tile. It is true single die consists of CPU, GPU and NPU that is fabbed by 18-A process. Last time I checked, PCD tile is fabbed by TSMC N6 process. They are connected through UCIe, not D2D; a first from Intel. Expecting launching in Q2/Computex 2026. In case people don't remember AlderLake-N, I have created a table below to compare the detail specs of ADL-N and WCL. Just for fun, I am throwing LNL and upcoming Mediatek D9500 SoC.

Intel Alder Lake - NIntel Wildcat LakeIntel Lunar LakeMediatek D9500
Launch DateQ1-2023Q2-2026 ?Q3-2024Q3-2025
ModelIntel N300?Core Ultra 7 268VDimensity 9500 5G
Dies2221
NodeIntel 7 + ?Intel 18-A + TSMC N6TSMC N3B + N6TSMC N3P
CPU8 E-cores2 P-core + 4 LP E-cores4 P-core + 4 LP E-coresC1 1+3+4
Threads8688
Max Clock3.8 GHz?5 GHz
L3 Cache6 MB?12 MB
TDP7 WFanless ?17 WFanless
Memory64-bit LPDDR5-480064-bit LPDDR5-6800 ?128-bit LPDDR5X-853364-bit LPDDR5X-10667
Size16 GB?32 GB24 GB ?
Bandwidth~ 55 GB/s136 GB/s85.6 GB/s
GPUUHD GraphicsArc 140VG1 Ultra
EU / Xe32 EU2 Xe8 Xe12
Max Clock1.25 GHz2 GHz
NPUNA18 TOPS48 TOPS100 TOPS ?






PPT1.jpg
PPT2.jpg
PPT3.jpg



As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



LNL-MX.png
 

Attachments

  • PantherLake.png
    PantherLake.png
    283.5 KB · Views: 24,029
  • LNL.png
    LNL.png
    881.8 KB · Views: 25,523
  • INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg
    INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg
    181.4 KB · Views: 72,431
  • Clockspeed.png
    Clockspeed.png
    611.8 KB · Views: 72,319
Last edited:
Jul 27, 2020
28,098
19,172
146
Does Lion Cove even have such "disabled AVX-512 and HT circuitry"?
I hope so! Otherwise they are screwed!

At least when the sales get really bad, they can release some microcode update to unblock both.

It's kinda funny if you think about it. Maybe Intel's first CPU with close to P4 level madness and Conroe level elegance on the same package! :D
 
  • Like
  • Haha
Reactions: sgs_x86 and OneEng2

Hulk

Diamond Member
Oct 9, 1999
5,141
3,732
136
The question then becomes what features are you looking for in an upgrade from a 1 year old top-end CPU (that doesn’t exhibit any instability)?
As I wrote it's honestly more of a just want the newest thing to fool around with.

Most of that gear is built into the Soundcraft UI24r stagebox.
 

511

Diamond Member
Jul 12, 2024
4,573
4,200
106
Not much. Maybe @Hitman928 / @DavidC1 can share some interesting stuff.


Ha ha.. true. All the hype surrounding this gen cpus (both camps) should get back to normal once the reviewers get their hands on them. Making purchase decisions based on hype will make us end up with expensive duds.

MTL had a lot of hype. Many dodged the bullet safely after seeing the reviews. Just feel sad for those who took one for the team.
I took the bullet but i am happy cause i upgraded from 8250u 🙂 it depends from which platform did you upgrade from
 
  • Like
Reactions: SiliconFly

Magio

Member
May 13, 2024
173
207
76
Comparing against unplugged figures on an undisclosed lower power mode is absolutely ridiculous from Qualcomm. We have the power consumption figures so even if there are power modes in which LNL performance drops that much we still know that it absolutely holds its own against X Elite in ST PPW and that while it's weaker in MT it is capable of giving out its full performance on an unplugged power budget.

It's especially puzzling why they'd go to the trouble of such a biased comparison when showcasing their phone chip (on N3E) which actually does make LNL look quite underwhelming without such cheap tricks from QC.
 

Philste

Senior member
Oct 13, 2023
301
477
96
How did they manage to score 1370 on the XPS 9350 /w U7 256V?

Looking at other slides from the presentation, I think it has to do with performance while unplugged. The XPS laptop may be too aggressive with throttling while on battery.
Sadly Windows Power Plans are really bugged with Lunar Lake. My Zenbook S14 behaves the same way. Windows Power Plan Balanced will show these low results, CPU won't Boost and run at ~7W ST and ~13W MT through whole Geekbench 6. It's the same when plugged in.

But battery and plugged in is different power plans, so Qualcomm probably set it to performance and then unplugged it. You have to set it to performance seperately on battery.

And yes, it's overwriting ASUS Power modes, Asus full Power Mode with Windows Power Plan balance on charger still Delivers 1300-1400 ST score.
 
Last edited:

511

Diamond Member
Jul 12, 2024
4,573
4,200
106
If Windows Disabled Turbo Boost than it is a Problem cause the base TDPs/Frequency are ridiculous my MTL can do. 6*2.3ghz + 8*1.8ghz at 29W in r24 while Intel Ark lists it at 45W for the same clocks
 

OneEng2

Senior member
Sep 19, 2022
841
1,108
106
I do a lot of multitrack audio work. Playing a gig tomorrow actually that I will be recording and I run sound as well. Soundcraft UI24R stagebox mixer, controlled via wireless, 24 tracks, fx, etc... running the sytem in real time with no perceptible latency to the musicians, 8 aux mixes, feedback control...AND the ability to multitrack record all 24 tracks. It's nuts. 30 years ago it would have taken a good sized box truck full of racks of gear to do that.


I am going to take a good, hard look at the 9950X vs Arrow Lake if I upgrade this generation. I know, I know, there isn't much additional performance to be had from my 14900K. But the sad reality is there are more upgrades behind me than ahead of me if I upgrade at my old rate. This is a fun hobby for me and I splurge more on it these days.

What is the stock all-core clock for the 9950X BTW?
I have both the Ui24 and X32 Rack (I play in a band). I have a friend that has the CQ20B and one with an XR18. My point exactly. These little boxes are doing the processing of an entire 22 space rack full of gear from the early 90's and doing it in real time. All of this is possible through the use of hardware processing dedicated to digital sound algorithms.

My belief is that specific computing hardware can be many orders of magnitude (3 to 4 orders of magnitude) than general computing can be.

I believe that this will drive heterogeneous CPU design moving forward; however, Operating Systems will need to evolve to handle the much more complex scheduling needed.
It may have been present but is disabled considering the die size for ARL-S
Seems like a VERY expensive way to go. Why pay premium prices for N3B die space for a feature you have no intention of enabling? Additionally, Intel previously had thermal issues with running AVX512 due to the many more active transistors.
 

moinmoin

Diamond Member
Jun 1, 2017
5,243
8,458
136
I believe that this will drive heterogeneous CPU design moving forward; however, Operating Systems will need to evolve to handle the much more complex scheduling needed.
We already have accelerators. GPUs are ones, sound cards pretty much were ones. Specifically lower latency sound mixing I honestly think that ship sailed ages ago already. We had excellent hardware mixing of sound already, but then Microsoft came and instead of standardizing hardware mixing made all the driver models incompatible with the new Windows OS release. Since then cheap on board sound and software mixing had been considered good enough for like 99.99% of all use cases.
 
  • Like
Reactions: Thibsie and OneEng2

Hulk

Diamond Member
Oct 9, 1999
5,141
3,732
136
I believe that this will drive heterogeneous CPU design moving forward; however, Operating Systems will need to evolve to handle the much more complex scheduling needed.
Or maybe software developers will be able to specifically access certain cores in the CPU through the software for specific routines in the code.

This takes me back to the early '90's when I was using the CardD and Software Audio Workshop (SAW), written by Bob Lentini in Assembly. It was absolutely miraculous that you could multitrack record and mix with a pentium class computer. I was at Javits centers in NY way back when saw the demo of CardD and SAW. I bought them within a week, convining the band we HAD to have them. We also had a small recording studio. I used it instead of a DAT recorder to digitize final mixdown and for mastering. It was fabulous for the time and even holds up today. SAW, coded in Assembly was a few MB and ran from the exe file. It was stable, tiny, fast, and brilliant. I remember Bob had studied the Windows API for a bit and decided he couldn't do this through Windows, it was going to have to happen in Assembly and just made it happen.

Good software can be the way "around" insufficient hardware and it is the more elegant approach. We've already seen what good game drivers can do.
 

AMDK11

Senior member
Jul 15, 2019
473
407
136
What's taking up all that die space then? Ideas?
Including larger Front-End, 8x wider predictor, 8-Wide decode, L1-I 64KB, UOP Cache(L0) 5250, Queue 192, ROB 576, Branch Order Buffer 180, Scheduler FP 114 and PRF ~400, Scheduler INT 97 and PRF 290, Execution units on 10 (4x FP + 6x ALU) ports instead of 5 (3x FP/ALU + 2x ALU), Non-Scheduling-Queue Buffer, L0-D 48KB, L1-D 192KB and L2 3MB. + all resource control logic.

Also, splitting the unified FP/ALU scheduler with 97 entries for 5 execution ports into a separate scheduler for 6 ALU units with 97 entries and 4 FP units with 114 entries required large resources.
 
Last edited: