• Guest, The rules for the P & N subforum have been updated to prohibit "ad hominem" or personal attacks against other posters. See the full details in the post "Politics and News Rules & Guidelines."

Discussion AMD Cezanne/Zen 3 APU Speculation and Discussion

Page 6 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.
Sidebar Sidebar
Previous Next Sort by votes
0
T

TESKATLIPOKA

Senior member
May 1, 2020
300
316
96
If Rembrant is really 208mm2, then the known specs don't match. As Seronx mentioned, the SoC in Xbox series S is only 197mm2(8 Zen2 cores, 24CU RDNA2, 128bit GDDR6) and Renoir is only ~150mm2.
There could be more cores, which is very unlikely considering Zen3 has 8 cores per CCX and the size is small for 16 cores(2x CCX) or a lot more L3 cache. I don't think Zen3 core is so much bigger than Zen2 to explain the difference in size.
 
Last edited:
0
Hans de Vries

Hans de Vries

Senior member
May 2, 2008
243
524
136
www.chip-architect.com
From Twitter picked op by VideoCardz:

https://twitter.com/i/web/status/1317827352437686272
videocardz.com

AMD Ryzen 5000U "Cezanne/Lucienne" mobile series specifications leaked - VideoCardz.com

The full specifications of the AMD Ryzen 5000U series have been revealed. AMD Ryzen 5000U – a mix of Cezanne and Lucienne Just a few hours after publishing the story about Ryzen 5 5600U specifications leaked by ExectutableFix, the leaker posted the full specifications of the whole series. The...
videocardz.com videocardz.com

Cézanne and Lucienne specs:

AMD_5000_APU.JPG
 
  • Like
Reactions: Tlh97 and lightmanek
0
K

Kedas

Senior member
Dec 6, 2018
251
204
86
Sure it's not confusing if the number start with an 5 and the next digit is an even number then it's Zen3 otherwise it's Zen2. :rolleyes:
 
0
S

Shivansps

Diamond Member
Sep 11, 2013
3,126
793
136
soresu said:
Definitely sounds more like 12 CU than the 24 CU that Nosta insists to be the case.
Click to expand...
That sounds correct to me, 24CU RDNA2 is designed for 128bit GDDR6, so 12CU for 128bit DDR5 sounds about right. Altrought it may be a little more, maybe 14CU if it really is 208mm2.

I think they are aiming for RX570 perf.
 
0
M

mikk

Diamond Member
May 15, 2012
3,014
826
136
So there are three Zen 2 SKUs and three Cezanne SKUs if this is true. This is super confusing and the 0815 user has no chance to differentiate between Zen 2 and Zen 3 devices when they all use the 5000U branding. And why do they need to mix between Zen 2 and Zen 3? Not enough capacity, fool the mainstream buyer or why?
 
0
uzzi38

uzzi38

Golden Member
Oct 16, 2019
1,316
2,457
96
Wonder if Cezanne is actually on N7+? Unlike Vermeer, it actually has improved base clocks over Zen 2 counterparts.

Could explain why Lucienne also exists. N7+ capacity requires time with the EUV machines, which will be shared with Apple.
 
  • Like
Reactions: Tlh97 and exquisitechar
-1
NostaSeronx

NostaSeronx

Diamond Member
Sep 18, 2011
3,214
731
136
uzzi38 said:
Wonder if Cezanne is actually on N7+? Unlike Vermeer, it actually has improved base clocks over Zen 2 counterparts.

Could explain why Lucienne also exists. N7+ capacity requires time with the EUV machines, which will be shared with Apple.
Click to expand...
N7+ is at Fab 15B while N5 is at Fab 18A.
N7+ is shares its floor space with N10, N7, N7+, N6.

N5 will not share fab capacity with any node except cost-effective RTO N4 and for N3/N2 up to 0.9v DKs before they switch over to their own fabs.

Apple doesn't use Fab 15 EUV machines(N7+/N6), instead uses Fab 18 EUV machines(N5). Which they only are sharing with an unspecified HPC customer.

C. C. Wei - Q1 2020
"But all I can say is now in N5, we have customer from -- smartphone; customer from HPC-related area"

The only two products to be on N7+ is Ascend 910 and Kirin 990 5G. Everyone else has moved to 2nd wave 7nm family node: N6 and 1st wave 5nm family node: N5.
 
Last edited:
0
E

exquisitechar

Senior member
Apr 18, 2017
460
533
106
uzzi38 said:
Wonder if Cezanne is actually on N7+? Unlike Vermeer, it actually has improved base clocks over Zen 2 counterparts.

Could explain why Lucienne also exists. N7+ capacity requires time with the EUV machines, which will be shared with Apple.
Click to expand...
Interesting. I can see this being true. Why would Lucienne even exist as it does otherwise?
 
0
L

LightningZ71

Senior member
Mar 10, 2017
636
569
106
Maybe Lucienne and Cezanne are on the same base process, but use different track libraries. Cezanne uses denser libraries to fit it's increased transistor count into the same die space, but Lucienne uses a relaxed track library set with minor circuit and firmare tweaks. Also, with N7 being more mature, they are seeing better yield fractions, so they can have higher CU counts per performance level.

I think Ice Lake performing as well as it did has affected their binning tiers for the CUs. Tiger Lake was too recently uncovered to go into that calculus in my opinion.
 
0
L

LightningZ71

Senior member
Mar 10, 2017
636
569
106
There is still a notable generational improvement at each SKU. The odd numbered SKUs gain: added boost clock, one more CU, and HT. The even numbered SKUs gain more L3 and the Zen3 core improvements. Going up from an even to the next odd, you gain one CU and two more cores, so at least an MP/MT improvement and an iGPU performance. The only place where it will be a bit situational is in single threaded benchmarks or things that are case sensitive between 4MB and 16 MB.
 
0
Gideon

Gideon

Golden Member
Nov 27, 2007
1,178
2,152
136
exquisitechar said:
Cezanne even has twice the L3 cache based on these leaks
Click to expand...
Interesting, haven't noticed that, where was this mentioned?

EDIT: Never mind, opened the twitter post (preview truncates the L3 part).
16MB unified L3 from 4MB per CCX should improve ST perfomance a lot (on top of other Zen 3 gains). It also IMO hints at 7NP or 7N+ as otherwise such a cache increase could negatively affect battery life (especially as it also as higher base-clocks).
 
  • Like
Reactions: Tlh97
0
Olikan

Olikan

Platinum Member
Sep 23, 2011
2,003
234
106
Gideon said:
EDIT: Never mind, opened the twitter post (preview truncates the L3 part).
16MB unified L3 from 4MB per CCX should improve ST perfomance a lot (on top of other Zen 3 gains). It also IMO hints at 7NP or 7N+ as otherwise such a cache increase could negatively affect battery life (especially as it also as higher base-clocks).
Click to expand...
An interesting review would measure the Igp performance by the bandwidth savings of the cpu cache...
 
  • Like
  • Love
Reactions: Tlh97, french toast, Thibsie and 1 other person
0
L

LightningZ71

Senior member
Mar 10, 2017
636
569
106
I doubt that the enlarged cache I'd directly responsible for much of a change in iGPU performance. In essence, from what I've read and seen, the iGPU is responsible for 90+% of the memory reads on the controller while gaming. Texture churn is huge, which is why modern cards have such massive memory throughput. I'm firmly in the camp that it makes a big change for the cpu side of things, but not as much for the iGPU.
 
  • Like
Reactions: Tlh97 and moinmoin
0
L

LightningZ71

Senior member
Mar 10, 2017
636
569
106
If they can get better volume with these, maybe they can better fill out the bottom of the product stack this time? If we take the U numbers as a base of comparison, the iGPU should see another 5-10% performance uplift.
 
0
J

jpiniero

Diamond Member
Oct 1, 2010
8,728
1,575
126
  • Like
  • Love
  • Wow
Reactions: Tlh97, Thibsie, lightmanek and 1 other person
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
guidryp Discussion Speculation: The Rise of RISC-V CPUs and Overclocking 17
L Question Speculation: XBox series S SoC info... CPUs and Overclocking 16
Similar threads
Discussion Speculation: The Rise of RISC-V
Question Speculation: XBox series S SoC info...

ASK THE COMMUNITY

TRENDING THREADS

COMPANY
RESOURCES
FOLLOW
Top Bottom