witeken
Diamond Member
but 10 nm is really exciting too.
Intel's 10nm will be, if they deliver.
On SemiEngineering, I read a lot of things about SiGe and III-V potentially delayed, so maybe Intel's 10nn won't be matched until 5nm.
but 10 nm is really exciting too.
That's 4x the die scaling or I would like to say but their probably fudging some of the numbers however, I'm nonetheless impressed by how much their focusing on that aspect!
This certainly confirms that Apple can't be using TSMC's 16nm process to produce their A9's or even the A9X otherwise it would be next to impossible for TSMC to hit those performance targets at a reasonable budget ...
Except somebody on these very forums with knowledge of the situation has flat out told us that TSMC will be building the A9.
Hmm ...
Hasn't shipped any silicon with FinFET transistors yet ...
Expects "very small" revenue contribution from 16nm in Q3 ...
Inferior transistor characteristics ...
Sure they are making Apple A9's ... 😉
It's a shame really, because I think there's a hole so big on the low end that AMD could drive a truck through it. Not that I'm suggesting that AMD can or would make a big splash in the phone or tablet markets . . . more like the cheap-arsed AiO market, and all the other strange places that Jaguars and Bay Trails wind up where they really shouldn't.
Proof that 16FF+ has "inferior transistor characteristics"?
Double the efficiency and that likely includes uArch enhancements.
http://www.extremetech.com/wp-content/uploads/2014/12/Cell-SizeComparison.pngProof that 16FF+ has "inferior transistor characteristics"?
14nm is two full nodes after 28nm. Just like 65nm was 2 full nodes after 130nm. When you add architectural advancements as well as finfet, 1/4 power consumption is a very reasonable target. Just compare a 130nm northwood to a 65nm conroe. That was 1/4 the power consumption for the same performance. Hell, it was probably better than that. You could literally run two 65nm conroe cores at the lowest possible frequency and voltage, and its performance would be greater than a 3.2GHz northwood. Also, the timespan is about the same in each case as well. The 3.2GHz P4 was launched in mid 2003, and conroe 3 years later. The first 28nm smartphone SoCs were launched 3 years ago. It all fits well within expectations of a full 2 node jump.
Lol no. 20nm was an abomination and for sure a regression in terms of leakage, so that's 1.5 nodes at most.The electrical properties are 2 full nodes apart from 28nm planar, perhaps a little more
The density is 1.5 nodes vs 28nm planar.
Lol no. 20nm was an abomination and for sure a regression in terms of leakage, so that's 1.5 nodes at most.
28->20nm was 1.9x, which is barely one Moore's Law node. FinFET uses the same BEOL.
Since you get an extra density going to FF we count it as a half node.
Not true ...
Going to FinFETs only change transistor structure, not it's density scaling ...
You can get 10-15% higher density due to the difference in the physical structure of the FinFet transistor vs bulk and secondly because you can do the same job using less transistors due to higher performance of the FinFet transistor vs bulk.