• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

NVidia announces Carmel ARM CPU

NTMBK

NTMBK

Lifer
DS_kVyxV4AA_CLi.jpg


https://twitter.com/PatrickMoorhead/status/950229121233137664

Announced at CES as part of their self-driving car SoC.

10 wide, even wider than Denver...
 
Not worth it & still tough w'out an x86 license, Q'Com non withstanding. This thing looks at least somewhat specalised for supporting their other computational stuff. Probably very much so.
 
9 Billion Transistors, 350mm squared , 12nm FFN... which means when shrinked it will be sub-200 mm squared.

Is that dual execution mode about AArch32/AArch64 or is it something else?

http://s22.q4cdn.com/364334381/files/doc_presentations/2018/01/JHH_CES2018_FINAL_PRESENTED.PDF

TSzhI2k.jpg

Carmel dual-core cluster zoomed.

Also, Zen is a 10-wide architecture based on Nvidia's definition.
Zen: 4 ALUs, 2 AGUs, 4 FPUs = 10-wide
Denver: 1 JSR, 2 IEUs, 2 FPUs, 2 LSUs => 7-wide
Carmel: 1 JSR, 4 IEUs, 3 FPUs, 2 LSUs => 10-wide ((This is a seronx estimate)) // (edit: 3 IEU, 3 FPU, 3 LSU, 1 JSR is more likely the longer I look at it.))

Guessing: 512 KB L2 cache?, Two 256 KB L1Ds?, Two 64 KB L1is? (L2 could be 1 MB, but that is super dense..)

L2 is the bottom unit or top(flip the image), then there is the L1Ds, L1is, and initial branch prediction/fetch logic. The integer registers are right next to the L1is, the FPU registers on the exact top, with the FPU units being around it. The FPU front-ends is in between the FPU registers, not next to the Integer schedulers, etc.
 
Last edited:
dark zero said:
So why nVIDIA doesn't dare to enter to the laptop market?
Click to expand...

They got burned once before with Windows RT, remember?

Anyway, NVidia don't currently make any SoCs suitable for laptops or tablets. They used to make tablet SoCs, but all their latest ones are more focused on automotive.
 
NTMBK said:
They got burned once before with Windows RT, remember?

Anyway, NVidia don't currently make any SoCs suitable for laptops or tablets. They used to make tablet SoCs, but all their latest ones are more focused on automotive.
Click to expand...
But now they have a real promise with Parker and Xavier!
And those SoCs now fits perfectly on Laptops.
Finally Microsoft would be pleased to add more ARM manufacturers to maintain their domain.
 
pepone1234 said:
Do we know if this is another transmeta design like denver?
Click to expand...

They used the same terminology "x-issue superscalar" for Denver, so I would say the architecture principle is the same, still Transmeta.

bakyt115 said:
is it wider than skylake and zen?
Click to expand...
NTMBK said:
Zen has a 6-wide front end, and 8-wide retire.
Click to expand...
I don't think you can compare them if Nvidia still uses the VLIW architecture with runtime JIT in software.
The original Denver was also caleld "7-issue superscalar", and it wasn't a tremendously strong core.

project_denver_prvni_detaily_03.png



Speaking of Denver: https://twitter.com/FioraAeterna/status/855445075341398017 🙂
 
Jan Olšan said:
They used the same terminology "x-issue superscalar" for Denver, so I would say the architecture principle is the same, still Transmeta.



I don't think you can compare them if Nvidia still uses the VLIW architecture with runtime JIT in software.
The original Denver was also caleld "7-issue superscalar", and it wasn't a tremendously strong core.

project_denver_prvni_detaily_03.png



Speaking of Denver: https://twitter.com/FioraAeterna/status/855445075341398017 🙂
Click to expand...

Oh wow, that bug is fun!
 
NTMBK said:
Phoronix have got their hands on one of these, and ran a few quick benchmarks:

embed.php


https://www.phoronix.com/scan.php?page=article&item=nvidia-carmel-quick&num=1

I don't think any of their tests are single threaded, sadly, so tricky to tell how ST performance has scaled.
Click to expand...
Yeah, everything is multi-threaded.

Someone posted the same benchmarks with a properly configures Jetson TX2 board: https://openbenchmarking.org/result/1809258-RA-1809248RA57. Read the comments: https://www.phoronix.com/forums/for...quick-test-of-nvidia-s-carmel-cpu-performance

It looks like Phoronix runs the TX2 in default mode where only 4 cores are being used (the Cortex-A57). When the SoC is set to run its 6 cores, then TX2 is faster than Xavier.
 
Nothingness said:
Yeah, everything is multi-threaded.

Someone posted the same benchmarks with a properly configures Jetson TX2 board: https://openbenchmarking.org/result/1809258-RA-1809248RA57. Read the comments: https://www.phoronix.com/forums/for...quick-test-of-nvidia-s-carmel-cpu-performance

It looks like Phoronix runs the TX2 in default mode where only 4 cores are being used (the Cortex-A57). When the SoC is set to run its 6 cores, then TX2 is faster than Xavier.
Click to expand...
Something is telling to me that the Carmel board is not well configured...
 
NTMBK said:
The Tegra X1 is the last one that was tablet suitable, and is pretty old now- it's a 20nm SoC in a 10nm world. They announced it three years ago!
Click to expand...

There's a TX2 now. Nintendo was too cheap to use it in the first run of the Switch. Hopefully they'll come to their senses and use the TX2 in a hardware refresh somewhere down the road. Should extend battery life and/or enable Nintendo to use higher clocks when the console isn't docked.
 
You must log in or register to reply here.

TRENDING THREADS

Back
Top