• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

Intel Skylake / Kaby Lake

Page 43 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.
If 10 nm/Cannonlake really is not coming out until the middle of 2017, that's quite a long time between real updates. Guess they are going to release Skylake Refresh for all models in 2016 and not just desktops.
 
If 10 nm/Cannonlake really is not coming out until the middle of 2017, that's quite a long time between real updates. Guess they are going to release Skylake Refresh for all models in 2016 and not just desktops.

I hope they suprise us once again like they did with Devil's Canyon.
Higher clocked Skylake-S, Skylake GT4e, another unlocked dual-core (preferably 4 Threads), dual-core with GT3e graphics. Give me at least 2 of those and I'm happy with their 2016 desktop lineup.
 
So USB 3.1 is not native and requries an additional chip?

Define native. The 100 series chipset also an additional chip. So is many other chips on the mobo. Native is usually in the regard that its made by AMD or Intel. Rather than some crappy company like asmedia.

Alpiine Ridge is the foundation for a lot of future I/O. Including HDMI 2.0.
 
Last edited:
So AMD's 28nm quad-core APU 95W Bristol Ridge APU with 512 SPs is expected to be only 15% faster than (35W?) Carrizo (July 2016 launch) which barely puts it ahead of Broadwell-K GT3e in this benchmark (estimated ~3165 points vs 3050-3100 points). They weren't kidding about the optimized for low TDPs talk.
Intel will have quad-core GT4e Skylake out for Xeon E3 in Q1-2016. LGA desktop version will almost certainly launch at some point in 2016 to replace Broadwell-K, and they're expecting a 50% bump in 3DMark scores (Skylake-H GT4e vs Broadwell-H GT3e). They could leave the higher perfoming Skylake GT4e to high-end ($280-400) since (smaller and cheaper) dual-core GT3e Skylake might be more than fast enough CPU/iGPU-wise to compete with Bristol Ridge.
 
Last edited:
So AMD's 28nm quad-core APU 95W Bristol Ridge APU with 512 SPs is expected to be only 15% faster than (35W?) Carrizo (July 2016 launch) which barely puts it ahead of Broadwell-K GT3e in this benchmark (estimated ~3165 points vs 3050-3100 points). They weren't kidding about the optimized for low TDPs talk.

More likely explanation is that Carrizo is taking a page from Mullins and turning the turbo to 11.
 
Define native. The 100 series chipset also an additional chip. So is many other chips on the mobo. Native is usually in the regard that its made by AMD or Intel. Rather than some crappy company like asmedia.

Alpiine Ridge is the foundation for a lot of future I/O. Including HDMI 2.0.

So USB 3.1 is not included in the 100 series chipset and requires an additional chip. Thanks, that's all I needed to know.
 
Why would it use 24Mhz?

There was some talk of Haswell using 24MHz before launch but perhaps that was some confusion with power saving features.

Haven't seen any Skylake screenshots except these.

4q9ivw.png


0xjc31.png


So just wondering if it's a problem with CPU-z or if they are actually using a 24MHz BCLK.
 
There was some talk of Haswell using 24MHz before launch but perhaps that was some confusion with power saving features.

Haven't seen any Skylake screenshots except these.

So just wondering if it's a problem with CPU-z or if they are actually using a 24MHz BCLK.

I think you mixed it up with this:
85a.jpg
 
I think you mixed it up

Not really, I already said about HSW power saving features. When software reads the core frequency the core needs to be active in order to do so. IOW when CPU-z is reading the frequency then bclk should not be in a power saving state. So the question remains. Why is it showing 24MHz?

A screenshot of SKL running 100MHz bclk would suffice to answer the question. 😉
 
Back
Top