Discussion Intel Meteor, Arrow, Lunar & Panther Lakes + WCL Discussion Threads

Page 762 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
919
834
106
Wildcat Lake (WCL) Preliminary Specs

Intel Wildcat Lake (WCL) is upcoming mobile SoC replacing ADL-N. WCL consists of 2 tiles: compute tile and PCD tile. It is true single die consists of CPU, GPU and NPU that is fabbed by 18-A process. Last time I checked, PCD tile is fabbed by TSMC N6 process. They are connected through UCIe, not D2D; a first from Intel. Expecting launching in Q2/Computex 2026. In case people don't remember AlderLake-N, I have created a table below to compare the detail specs of ADL-N and WCL. Just for fun, I am throwing LNL and upcoming Mediatek D9500 SoC.

Intel Alder Lake - NIntel Wildcat LakeIntel Lunar LakeMediatek D9500
Launch DateQ1-2023Q2-2026 ?Q3-2024Q3-2025
ModelIntel N300?Core Ultra 7 268VDimensity 9500 5G
Dies2221
NodeIntel 7 + ?Intel 18-A + TSMC N6TSMC N3B + N6TSMC N3P
CPU8 E-cores2 P-core + 4 LP E-cores4 P-core + 4 LP E-coresC1 1+3+4
Threads8688
Max Clock3.8 GHz?5 GHz
L3 Cache6 MB?12 MB
TDP7 WFanless ?17 WFanless
Memory64-bit LPDDR5-480064-bit LPDDR5-6800 ?128-bit LPDDR5X-853364-bit LPDDR5X-10667
Size16 GB?32 GB24 GB ?
Bandwidth~ 55 GB/s136 GB/s85.6 GB/s
GPUUHD GraphicsArc 140VG1 Ultra
EU / Xe32 EU2 Xe8 Xe12
Max Clock1.25 GHz2 GHz
NPUNA18 TOPS48 TOPS100 TOPS ?






PPT1.jpg
PPT2.jpg
PPT3.jpg



As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



LNL-MX.png
 

Attachments

  • PantherLake.png
    PantherLake.png
    283.5 KB · Views: 24,034
  • LNL.png
    LNL.png
    881.8 KB · Views: 25,527
  • INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg
    INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg
    181.4 KB · Views: 72,435
  • Clockspeed.png
    Clockspeed.png
    611.8 KB · Views: 72,321
Last edited:

Hulk

Diamond Member
Oct 9, 1999
5,228
3,857
136
Remember the good old days when Intel didn't constantly update us on process status? They just put the product on the shelves and let it speak for itself.

18A status update #23 "launches" Q2 '25...

Does anybody remember Intel 20A, now THAT was a good launch.

Sorry, I AM an Intel fan. I just want them to DO something meaningful. Although the Battlemage release was meaningful I must admit. Just no volume.
 
Last edited:

511

Diamond Member
Jul 12, 2024
5,118
4,605
106
Remember the good old days when Intel didn't constantly update us on process status? They just put the product on the shelves and let it speak for itself.

18A status update #23 "launches" Q2 '25...

Does anybody Intel 20A, now THAT was a good launch.

Sorry, I AM an Intel fan. I just want them to DO something meaningful. Although the Battlemage release was meaningful I must admit. Just no volume.
That was a different Intel I think after BK there were constant delays and stuff for almost everything
 
Jul 27, 2020
28,173
19,203
146
Am I reading Q1 2026 wrong? Does that mean no H2025 Launch
At least there should be a nice Core Ultra 300 launch by Q42025.

Intel can save some face by launching 4P+32E halo part for the rendering/video encoding/workstation crowd. That would catch AMD off-guard for sure, unless AMD has a similar design ready with Zen5c and they can ramp up volume in a matter of months.
 

511

Diamond Member
Jul 12, 2024
5,118
4,605
106
At least there should be a nice Core Ultra 300 launch by Q42025.

Intel can save some face by launching 4P+32E halo part for the rendering/video encoding/workstation crowd. That would catch AMD off-guard for sure, unless AMD has a similar design ready with Zen5c and they can ramp up volume in a matter of months.
Not happening I wonder how powerful Nova Lake will be though it's got 16+32+4 Config
 
Jul 27, 2020
28,173
19,203
146
Not happening
I wouldn't bet on that.


They got him to invest his own money in Intel shares so he will try his best to put something competitive out ASAP otherwise he stands to lose a lot.

Even something as simple as bringing back HT in Arrow Lake (assuming it's just fused off) and AVX-512 (maybe re-using the server compute tile in consumer) could be huge things that would improve the value proposition of Intel's CPU line-up and competitiveness.
 
Last edited:

jdubs03

Golden Member
Oct 1, 2013
1,343
942
136
I wouldn't bet on that.


They got him to invest his own money in Intel shares so he will try his best to put something competitive out ASAP otherwise he stands to lose a lot.

Even something as simple as bringing back HT in Arrow Lake (assuming it's just fused off) and AVX-512 (maybe re-using the server compute tile in consumer) could be huge things that would improve the value proposition of Intel's CPU line-up and competitiveness.
Agreed. And yeah that’s definitely a good motivator when you’re helming a company that is in the doldrums.
 

511

Diamond Member
Jul 12, 2024
5,118
4,605
106
EPYC is ahead in performance because Xeon is power constrained.
Given enough power P core should easily surpass zen core, albeit lacking in efficiency.
The P cores are not efficient Yes that is true but this is per core performance I doubt it's power constrained
 

Ghostsonplanets

Senior member
Mar 1, 2024
774
1,228
96
and how are they achieving that with limited bandwidth. more cache?
Aside from what everyone else said, PTL-H iGPU is also 50% wider than ARL-H Xe LPG and LNL Xe² LPG.

IMO:

PTL - H 12Xe³ - New iGP performance class
PTL - U 4/6Xe³ - =<~ MTL-H performance class
WCL - 2Xe³ - ~= MTL-U performance
 

511

Diamond Member
Jul 12, 2024
5,118
4,605
106
For 12Xe3 we have many Improvements also there is clear PPA Improvement as well vs Xe2 here are all the changes that have been leaked.

> 2X iGPU cache
> 20% Clock Speed Improvement
> 1.5X the Xe Cores
> Major Improvements to the Arch with Xe3
> Size Increase of iGPU die from 39mm2 N3B to 54mm2 N3E(N3B is denser in SRAM and Logic vs N3E)
> Variable register allocation
> New Xe Slice organization with 6 Xe3 Cores

Did I miss something?
 

Ghostsonplanets

Senior member
Mar 1, 2024
774
1,228
96
For 12Xe3 we have many Improvements also there is clear PPA Improvement as well vs Xe2 here are all the changes that have been leaked.

> 2X iGPU cache
> 20% Clock Speed Improvement
> 1.5X the Xe Cores
> Major Improvements to the Arch with Xe3
> Size Increase of iGPU die from 39mm2 N3B to 54mm2 N3E(N3B is denser in SRAM and Logic vs N3E)
> Variable register allocation
> New Xe Slice organization with 6 Xe3 Cores

Did I miss something?
Outside of sub-triangle opacity culling for better RTRT, no.

Where was the tile size of 12Xe³ shared? That's quite the increase in area dedicated for graphics.
 

511

Diamond Member
Jul 12, 2024
5,118
4,605
106
Outside of sub-triangle opacity culling for better RTRT, no.

Where was the tile size of 12Xe³ shared? That's quite the increase in area dedicated for graphics.
If they add major changes with Xe3 than this area increase is justified example a 12 Xe2 would be slightly larger than 60mm2 N3B(considering the fact that the graphic tile consists of exclusively the cores and the caches)

GSi1Lc-XMAAHJgw.jpg
 

Ghostsonplanets

Senior member
Mar 1, 2024
774
1,228
96
If they add major changes with Xe3 than this area increase is justified example a 12 Xe2 would be slightly larger than 60mm2 N3B(considering the fact that the graphic tile consists of exclusively the cores and the caches)

View attachment 120016
Thank you!

I'm certainly interested in how Intel will improve PPA with PTH/WCL Celestial.

Battlemage already was a massive improvement with a 20 Xe² die being faster than a ACM 32 Xe die. And Lunar Lake was already very toe to toe with Ryzen AI HX 390 at lower TDP.

Perhaps we'll see the first performance leap from Intel over AMD on IGP space?
 
  • Like
Reactions: Tlh97 and DKR

511

Diamond Member
Jul 12, 2024
5,118
4,605
106
Thank you!

I'm certainly interested in how Intel will improve PPA with PTH/WCL Celestial.

Battlemage already was a massive improvement with a 20 Xe² die being faster than a ACM 32 Xe die. And Lunar Lake was already very toe to toe with Ryzen AI HX 390 at lower TDP.

Perhaps we'll see the first performance leap from Intel over AMD on IGP space?
The area efficiency sucks for battlemage sucks as a dGPU though they improve that as well with celestial and for second part strix halo exits but it is damm expensive vs Panther Lake also this new feature I found on the web 🤣
GmILTw1XEAA5AgS(1).jpg