Ian has become a lot more thorny after he left anand
I don't think there've been rumors about EMR-HBM, but that matter aside, all of those features are pretty minor. The biggest thing will probably be full CXL support, but it's humiliating that it's not functional on SPR to begin with. GNR will be the first real chance for Intel to show improvement.
Thunder 57
Diamond Member
- Aug 19, 2007
- 4,064
- 6,787
- 136
I like what he has to say about Anandtech in the Chips & Cheese video. From about 1:30-2:00 minutes in.
New Benchmarks for 2S Sapphire Rapids, more or less on par with Milan
wccftech.com
Intel Xeon Platinum 8468 48 Core "Sapphire Rapids" CPU Benchmarks Leak, On Par With AMD's 64 Core Milan Chips
Benchmarks of the Intel Xeon Platinum 8468 48-Core Sapphire Rapids CPU have leaked out which show competitive performance versus AMD's Milan.
wccftech.com
Last edited:
Now that seems like a far more sane result than some of the earlier ones that were being posted.New Benchmarks for 2S Sapphire Rapids, more or less on par with Milan
View attachment 67026
Intel Xeon Platinum 8468 48 Core "Sapphire Rapids" CPU Benchmarks Leak, On Par With AMD's 64 Core Milan Chips
Benchmarks of the Intel Xeon Platinum 8468 48-Core Sapphire Rapids CPU have leaked out which show competitive performance versus AMD's Milan.
Yes, I agree. But I blame that on Buggy Bios, Buggy MB and plain old Buggy ES Sample SPR.
Still 90,000 for a 2S System(96C/192T) it's pretty average, there has to be more room for performance, I want 120,000+ on release date.
Given the above mentioned SPR benchmarks, I'm not seeing how these "leaked" Emerald Rapids specs really move the needle much against Genoa and Bergamo?
Videocardz report on Emerald Rapids Specs Leak
I get that, in a "glueless" 8C configuration, 8 EMR packages would be difficult to beat with a grand total of 512 cores and 1024 threads, that makes up near trivial portion of the market. In a 2P situation, you have EMR with 128 cores vs. Bergamo with 256 cores and Genoa with 192 cores. With the performance delta that still seems to exist, you need 4C SPR and EMR setups to challenge that with 224-256 cores. We also have to keep in mind that, the more packages that you have to have on a board, the more communication overhead there is between them. You loose scaling as you add more and more processors.
IMHO, the only thing that remains to be seen is how Intel's HBM solution compares to AMD's X series with stacked cache.
Videocardz report on Emerald Rapids Specs Leak
I get that, in a "glueless" 8C configuration, 8 EMR packages would be difficult to beat with a grand total of 512 cores and 1024 threads, that makes up near trivial portion of the market. In a 2P situation, you have EMR with 128 cores vs. Bergamo with 256 cores and Genoa with 192 cores. With the performance delta that still seems to exist, you need 4C SPR and EMR setups to challenge that with 224-256 cores. We also have to keep in mind that, the more packages that you have to have on a board, the more communication overhead there is between them. You loose scaling as you add more and more processors.
IMHO, the only thing that remains to be seen is how Intel's HBM solution compares to AMD's X series with stacked cache.
They don't, but they don't have to, if they cater niche customers that will use HBM/AI/AMX, we know that the IPC is on Par but low clocks and low core counts means AMD will beat them at absolute performance and CTO. 4S and 8S are super Niche now.
But what they really need is to execute the release on time. They just can't have it delayed.
Last edited:
No, it's just an additional Core.
Emerald Rapids will have total of 16C per tile as opposed to SPR-SP 15(16 but one is the IMC) So they need to at least have 17 core sized unit per tile.
Yeah but how would that be shaped? It almost has to be 5x4, which would be 72 physically. Probally only going to do 64 tops because of yields.
That is true, I was over simplifying it. Now that I think about it. It's going to be a rather large Compute tile capable of 19 active cores(the 20th is the IMC) but due to yields perhaps at this stage they will top at 16 Active cores..
Emerald Rapids Mock Up with three disabled Cores
Last edited:
I just spent like 5 Whole Minutes working on this Emerald Rapids Mock Up
I disabled the middle Cores to keep the heat distribution even, but Intel will likely do it differently.
Last edited:
Oh I understood what you meant. I'm just saying that that topology doesn't make sense. Why add an extra row just to enable one more core? Why have more redundancy/dead silicon than SPR?
Someone mentioned that it could be due to yields, but it's rather a small tile(20 core sized tile, one for IMC and others disabled) I don't see that happening. How would an additional core be activated on a tile that has 16 sized cores and one being for the IMC?
That's precisely the question. So what's the alternative if another row of cores added to the existing die doesn't seem to work?
Maybe 76 was the intent but getting 16-19 core tiles is too rare to make an SKU out of it. They could sell sell the ones they do get off label.
There is no other way to add another core to the existing 400mm2 Tile on the same process node.that design was locked 4 years ago.
There is still room on the CPU substrate for a 17.5% larger CPU(470mm2) for Emerald Rapids-SP
Locuza believes that Intel could have just move around a few things on that 400mm2 tile to add just one more core.
I Still think that 64 Cores Will not cut it till late 2024 early 2025
I Still think that 64 Cores Will not cut it till late 2024 early 2025
Last edited:
If they can make a number of SKUs with 14/15 cores in 2022, then there's really no reason that they can't manage better than 15/19 in 2023.
My point here has been that you're starting with the assumption that they're taking the existing 4 tile topology and doing something to it to add another core, and then spending a lot of mental effort to come up with a sensible something. Instead, perhaps reconsider the original assumption.
I don't think any sane person believes Emerald Rapids will be enough to compete with Genoa, nor have I seen that suggested thus far. But if it's better than SPR, it still holds value.
Golden Cove Server is a wee bit bigger than Gracemont. Just a tad.
What are you talking about? We have some SKU lists for SPR, and 56c models are certainly there. Do you somehow think yields are worse a year after SPR and 2+ after ADL?
TRENDING THREADS
-
Discussion Zen 5 Speculation (EPYC Turin and Strix Point/Granite Ridge - Ryzen 9000)- Started by DisEnchantment
- Replies: 25K
-
Discussion Intel Meteor, Arrow, Lunar & Panther Lakes + WCL Discussion Threads
- Started by Tigerick
- Replies: 22K
-
Discussion Intel current and future Lakes & Rapids thread- Started by TheF34RChannel
- Replies: 23K
-
News NVIDIA and Intel to Develop AI Infrastructure and Personal Computing Products- Started by poke01
- Replies: 411
-
Facebook
Twitter