DrMrLordX
Lifer
- Apr 27, 2000
- 22,901
- 12,968
- 136
Except for this, among other things like 32 core threadripper losing to 8 core chips and so forth...
View attachment 49775
EDIT: Some of the benchmarks show the 11900k beating the 12900KF, so I would take the numbers with a grain of salt.
If that pricing is correct, then it is a $17 to $70 price increase compared to Rocket Lake (6.5% to 16.9% increase). The largest dollar increase would be the 12900 ($70) and 12900K ($60). The largest percent increase would be the 12600 (16.9%) and 12900 (15.9%). Unfortunate, but understandable given the current chip shortage and added features.Apparent pricing and benchmarks of ADL-S. Looks good so far, if true.
Possibly. Can’t read the article, unfortunately. Might try Google Translate later.Yeah, PC Mark score is nothing short of disaster, probably woes of scheduler keeping loads on E cores.
If that pricing is correct, then it is a $17 to $70 price increase compared to Rocket Lake (6.5% to 16.9% increase). The largest dollar increase would be the 12900 ($70) and 12900K ($60). The largest percent increase would be the 12600 (16.9%) and 12900 (15.9%). Unfortunate, but understandable given the current chip shortage and added features.
Is there more to that source? Anyone could have made the table.
The site claims that the DDR5 memory will support Gear 2 (by default) or Gear 4 settings, which means that the controller will be working at 1/2 or 1/4 of the data rate to ensure compatibility and memory overclocking support.
Is there more to that source? Anyone could have made the table.
DDR generational transitions are curious. It's not like the manufacturing process of memory ICs gets worse.
I'm guessing it's Cinebench R23.Granted, no one knows what app this slide is based on but ADL-S is ~17% ahead of Zen 3 and slightly less than that against RKL-S in single core uplift in this particular scenario, Maybe we can trace the app by the difference between RKL-S and Zen 3. GB5? CBxx?
Reminds me of early DDR3 vs top DDR2DDR generational transitions are curious. It's not like the manufacturing process of memory ICs gets worse.
SisoftSandra bench, hm memory bandwidth why it is so lower on Alder Lake.