AMD May Be Preparing Phenom II X8

Page 3 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

-Slacker-

Golden Member
Feb 24, 2010
1,563
0
76
Not shrinking K10 to 32nm for lower end chips is a silly move. They could at least make a 32nm quad core K10 or K10.5 with L3 cache and price it between the FX 4100 and FX 6100 or something. And I bet my ass dual core chips on the same arch would still be sought over.

At this rate all they are doing is screwing over most of their costumers, especially their most dedicated fans, with low quality crap that can't even beat previous gen stuff in common apps...
 

lOl_lol_lOl

Member
Oct 7, 2011
150
0
0
The awkward moment when the new unlocked llanos destroy these X8s....

Could they be trying to shift sales towards FM1/Llano? :hmm:
 

StrangerGuy

Diamond Member
May 9, 2004
8,443
124
106
Not shrinking K10 to 32nm for lower end chips is a silly move. They could at least make a 32nm quad core K10 or K10.5 with L3 cache and price it between the FX 4100 and FX 6100 or something. And I bet my ass dual core chips on the same arch would still be sought over.

At this rate all they are doing is screwing over most of their costumers, especially their most dedicated fans, with low quality crap that can't even beat previous gen stuff in common apps...

Just blame everything on Intel, even when not making rational choices.
 

-Slacker-

Golden Member
Feb 24, 2010
1,563
0
76
Just blame everything on Intel, even when not making rational choices.

Seems to me like the only purpose for the bulldozer arch is to serve as a shameless marketing ploy i.e. put bigger pipelines that increase cache latency as a tradeoff for higher clock speeds and, of course, make slower cores so they can fit more of them on one chip.

And while this might have been a clever strategy in the days before the internet took over in full force, it just doesn't work these days, which their marketing team should know off hand; I've seen many people which came off as not particularly tech-savvy who clearly know -even they- that the FX series of processors is a bad deal ... it hardly seems like anyone is impressed with shallow specs like the # of cores, or how high the clock speed is anymore ... any I'm tempted to say that I'm surprised AMD's marketing department missed such a glaring and important aspect of the consumer base ......... but I know better than that; It's not a coincidence that the new guy from Lenovo brought down the spanish inquisition on them.
 

3DVagabond

Lifer
Aug 10, 2009
11,951
204
106
Seems to me like the only purpose for the bulldozer arch is to serve as a shameless marketing ploy i.e. put bigger pipelines that increase cache latency as a tradeoff for higher clock speeds and, of course, make slower cores so they can fit more of them on one chip.

And while this might have been a clever strategy in the days before the internet took over in full force, it just doesn't work these days, which their marketing team should know off hand; I've seen many people which came off as not particularly tech-savvy who clearly know -even they- that the FX series of processors is a bad deal ... it hardly seems like anyone is impressed with shallow specs like the # of cores, or how high the clock speed is anymore ... any I'm tempted to say that I'm surprised AMD's marketing department missed such a glaring and important aspect of the consumer base ......... but I know better than that; It's not a coincidence that the new guy from Lenovo brought down the spanish inquisition on them.

The only thing I can see the marketing dept being guilty of is trying to polish a turd. What else could they have done? It's not their fault the chip isn't competitive.
 

formulav8

Diamond Member
Sep 18, 2000
7,004
523
126
Looking at that ECS pic on the previous page shows why AMD may be releasing these cpu's and especially at lower clockspeeds They are A1 and B0 stepping chips.They must have a huge stockpile of these things. So thats why they may be releasing the cpu's.

Edit: It may not even be true. May only be engineering samples since some steppings are A1.
 
Last edited: