• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

Discussion Zen 5 Speculation (EPYC Turin and Strix Point/Granite Ridge - Ryzen 9000)

Page 354 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.
nope, the smaller the node the less energy for the gate , but as the wire shrinks resistance skyrockets.

That s more complex, smaller wire is not a problem as such, thing is that as distance decrease parasistic capacitance increase accordingly, two conductors have a parasistic capacitance between them that is inversely proportional to the distance, and so it goes for any surfaces that are at a different electric potentials, including the transistors themselves, the smaller the device the more the capacitance between its terminals, so even if surface decrease the smaller distance will partly compensate for the lower surfaces related capacitances.
 
Their predictability and consistency has actually worked so much in NV's favour.
AMD is "waste little, save all you can".
Nvidia is "waste all you need, get everything you can".

The result of those philosophies is now very visible.
Well, except for the Believers:
helppp.jpg
Is AMD going to shock the PC industry in June?

Will it be bigger than Zen3/4?
How does 40%+ IPC sound?
Make Zen 2 look like a nice equaliser with Intel, while Z5 will be the great crusher.
 

Attachments

  • 670.jpg
    670.jpg
    181.3 KB · Views: 13
Last edited:
"AM5+ in 2026"
Why the heck would we be seeing a patch now then?
Someone here said that the latest beta bios with Zen 5 support was very different to previous bioses. Sounds like AMD has reorganised the code, maybe even rewritten sections and things needs to be tested so they threw in future upcoming stuff.

Besides, the 2026 is a guess by the tomshardware writer. I suspect its much closer. FWIW, if its related to USB 4 v2, Windows 11 already have support for this.
 
Yeah also my thoughts...never heard of a BIOS patch coming 3 months before a launch that would be for the generation after!
It's probably Zen 5 enablement, but we might also get some new mobos?
 
It matters.

Every little bit does.

Like how many small streams join to make a roaring river.
all these people who where never hear for 180 -> 130 -> 90 -> 65 -> 32 .
back then you could have the worst Uarch but if you where ahead on process generation it didn't matter. When you had both like with sandy bridge the gap was so big. imaging if intel Binned/clocked sandy SKU's like they they have with last few generations.
 
It's totally different now. The difference between N4P and N3E is less than half of a half node unless you're focusing your design on using only more logic that did scale well.

And if you do that you don't get a much faster part. You get a much more dense part that might use 15% less power or be a few % faster but not both. What good is that when the cost is negated by TSMC fees? So N3E starts with lower-clocked, dense and closer to the peak efficiency designs like Z5c.
 
Last edited:
Back
Top