Originally posted by: Slappy00
The Skinny
The bus via which a processor communicates with its RAM and chipset; one half of the Dual Independent Bus, the other half being the backside bus. The L2 cache is usually on the FSB, unless it is on the same chip as the processor.
for more info
http://www.tomshardware.com/motherboard/19980101/index.html