verilog HDL questions

[CTho9305]

What is wrong with creating an rs latch like this:



<< module latch (q,nq,r,s);
output q,nq;
input r,s;

xor (q,r,nq);
xor (np,s,q);

endmodule >>



as opposed to using some if()'s?