Olikan
Platinum Member
it is a quad core... but it's performance is more like 2 core + HTUnless I missed something, why is this CPU not considered a "true" quad core?
it performance on linux is actually better than i thought 😵
it is a quad core... but it's performance is more like 2 core + HTUnless I missed something, why is this CPU not considered a "true" quad core?
Unless I missed something, why is this CPU not considered a "true" quad core?
From my understanding every FX cpu comes from the same die, with either 0, 1 or 2 "modules" disabled?
Isn't the FX-4100 just a Zambezi die with 2 modules disabled? Or are you counting the fact that its 2 "modules" and not 4 cores like the previous Phenom ][ X4?
October 2011 reg date, bulldozer thread, and spaces after nearly every sentence with an odd flow. Gee, I wonder if this is the same person again?
Guys, enough with the paranoia and witch-hunting. If you suspect something is amiss with a given poster, their post, or their thread then your duty to the community and the forum lies in you reporting the post by clicking that red trianglelocated under their username area.![]()
And leave it at that. The mods will review the matter and take it from there. Do not post in their thread just to spread innuendo and paranoia. If you do that then you are adding thread-crap and insulting the member in question, both of which are actionable violations of the posting guidelines.
Administrator Idontcare
Unless I missed something, why is this CPU not considered a "true" quad core?
By your reasoning, my i7 is an octocore.
It isn't.
By your reasoning, my i7 is an octocore.
It isn't.
Yours. HT does those same things. 2 threads per core with shared resources.
By your reasoning, my i7 is an octocore.
It isn't.
Will it perform the same regardless of which cores are loaded?
Can you disable half the logical cores and have the same performance regardless of which half you disable?. If so, yes.
Hmm, the definition for core I'm used to would be: Frontend, integer (and for the last decade fp) pipeline, scheduler and backend.AMD had to create the vernacular "module" to describe their CMT architecture because in truth the module is what we'd traditionally call the "core".
Hmm, the definition for core I'm used to would be: Frontend, integer (and for the last decade fp) pipeline, scheduler and backend.
A module duplicates some parts of this, but by far not all. I agree that it's nearer to one than two cores, but calling it just one core undersells it a bit imho.
UltraSPARC T2
- Two integer ALUs per core instead of one, each one being shared by a group of four threads
- One floating point unit per core, up from just one FPU for the entire chip
Hmm I don't know much about Sparc, but it seems it still has one integer pipeline just 2 ALUs which isn't that special considering that Intel has 3 ALUs, AMD used to have 3 now has 2 (which probably also factors in to the bad single threaded performance) - nobody so far has used that for "core count", but I fear you just got some PR people a nice idea 😉How many cores does the UltraSparc T2 have? (Is it 8 cores or 16?)
The whole point of Bulldozer was more cores and slightly more MHz at the sacrifice of IPC. So it is really only even worth considering at 8 cores. With 4 Core Athlon II's and Phenom II's, I'm not sure why anyone would pick up a 4 core BD. By AMD's own purposeful design, a 4 core BD is to be slower than a 4 Core PhII.
Already posted here.....If the FX-4100 could overclock to 4.8GHz-5.0GHz I'd get one. No overclocking reviews on the 4100 yet though =(
4.9GHz is as close as you can get.😛........ At least someone on Youtube had the guts to post some benchmarks (while the "others" gone quiet). FX 4100 OC @ 4.9GHz running Cinebench 11.5 compared to AMD 965 @3.4GHz >>> FX 4100 OC @ 4.9GHz......
How many cores does the UltraSparc T2 have? (Is it 8 cores or 16?)
[/LIST]^ if AMD made the T2 they would call this a module, and claim it has two cores. Its a sad day when even SUN's marketing is seen to be more conservative than AMD's. 🙁
Bulldozer is a CMP microarchitecture comprised of what AMD calls "Modules"...the rest of the industry would call the AMD module a core, and the core is dual-thread capable in a CMT (vs SMT like Intel's) microarchitecture, not too unlike the Ultrasparc T2 core.
Again I don't think it can be understated here that the term "core" is being used by AMD in a way that breaks with convention with respect to the past decades of CMT nomenclature across the industry...and the reasons are obvious, they need it for marketing purposes because the performance alone isn't all that marketable.
OpenSPARC T2 is a single chip multi-threaded (CMT) processor. OpenSPARC T2
contains eight SPARC physical processor cores. Each SPARC physical processor core
has full hardware support for eight strands, two integer execution pipelines, one
floating-point execution pipeline, and one memory pipeline. The floating-point and
memory pipelines are shared by all eight strands. The eight strands are hardpartitioned
into two groups of four, and the four strands within a group share a
single integer pipeline. While all eight strands run simultaneously, at any given time
at most two strands will be active in the physical core, and those two strands will be
issuing either a pair of integer pipeline operations, an integer operation and a
floating-point operation, an integer operation and a memory operation, or a floatingpoint
operation and a memory operation. Strands are switched on a cycle-by-cycle
basis between the available strands within the hard-partitioned group of four using
a least recently issued priority scheme. When a strand encounters a long-latency
event, such as a cache miss, it is marked unavailable and instructions will not be
issued from that strand until the long-latency event is resolved. Execution of the
remaining available strands will continue while the long-latency event of the first
strand is resolved.
You conveniently ignored that it does not perform like 8 cores and instead performs like 4 cores with SMT.
Try to reconcile your direct-from-amd-marketing argument with my questions.