• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

Question Speculation: RDNA3 + CDNA2 Architectures Thread

Page 14 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.
I don't think it's realy a launch of MI200, but a validation/test phase for some customers ?
Initial shipments, the validation cycle is long since over. Official launch is already confirmed for this year:

 
Unless I missed something, the patents suggested there would not be an IO die? Did something change?

I wouldn’t complain if the entire product line was on 6nm TBH, my gut tells me that there is still room for growth.

EDIT: Also, any parts that are on 6nm should have great availability as Zen 4 enters the market.

For I/O I meant mainly the video input/outputs - I don't think AMD will replicate video circuitry for a GCD when these are thought to be used in a MCM configuration only. Of course there will be also cache in this interconnecting die. About the video memory interconnections, it's difficult to say if they will be located on the GCDs or the cache die, I personally think the latter is more probable, but who knows at the moment.
 
So you expect the kind of MCM interconnects to differ between CDNA2 and RDNA3?
Oh they will differ for sure. People have claimed in interviews for a while that multi-chip gpu in datacenter isn't that hard (they run tons of them in parallel anyway) but executing client workloads is a much more complex problem.

This is also highlighted in all the AMD patents regarding the subject, some of which I've shared in this very thread (and I'm far from being the only one to do so):


 
Some info about N33
Twitter

Additional info
perf:n33>n21

the very bad thing is
only 8GB Vram

There's an issue with the Twitter link for me. For whatever reason it's adding extra garbage to the URL. I'm not sure if it's the forum software or my phone. Here's what it's supposed to be.


Edit: Is it even possible to have more than 8 GB with a 128-bit bus? I'm not aware of any company making larger memory chips that you'd need to get beyond 8, at least that I'm aware of.
 
Last edited:
Edit: Is it even possible to have more than 8 GB with a 128-bit bus? I'm not aware of any company making larger memory chips that you'd need to get beyond 8, at least that I'm aware of.
Yes

The DDR4 ram you most likely have your computer has a 64-bit bus, and odds are you have more then 8 GB.
 

So Mac Pro has a W6800X with two N21 chips with 120 CUs enabled, 256mb of L3 and 2x 256bit memory interface (64GB total), all in a 400W TGP. Judging by the TFLOPS rating it's also clocked only a bit lower than the 60CU version.


This bodes pretty well for N31, especially if this rumor is true and it's really on 5nm with 6nm cache:
 
There's an issue with the Twitter link for me. For whatever reason it's adding extra garbage to the URL. I'm not sure if it's the forum software or my phone. Here's what it's supposed to be.


Edit: Is it even possible to have more than 8 GB with a 128-bit bus? I'm not aware of any company making larger memory chips that you'd need to get beyond 8, at least that I'm aware of.

Link should work. I had some extra garbage in It. Fixed It within some minutes, but It looks like you were faster.

Yes, you can have even 16GB Vram with a 128bit bus. You can have 8* 2GB chips, but It's costly.
 
Link should work. I had some extra garbage in It. Fixed It within some minutes, but It looks like you were faster.

Yes, you can have even 16GB Vram with a 128bit bus. You can have 8* 2GB chips, but It's costly.
Aren't the GDDR memory interfaces 32-bit though? That would imply needing 4x 4GB and I don't think anyone makes 4GB memory modules. I don't even know if there are 3 GB modules yet.

At least the plus side to this is that it will be relatively inexpensive if the mining craze continues. Etherium is memory bandwidth limited and a 128-bit bus really limits what miners will pay for the card. It'll still go for more than the suspected MSRP, but not the ridiculous amounts we're seeing now.
 
Aren't the GDDR memory interfaces 32-bit though? That would imply needing 4x 4GB and I don't think anyone makes 4GB memory modules. I don't even know if there are 3 GB modules yet.

At least the plus side to this is that it will be relatively inexpensive if the mining craze continues. Etherium is memory bandwidth limited and a 128-bit bus really limits what miners will pay for the card. It'll still go for more than the suspected MSRP, but not the ridiculous amounts we're seeing now.

GDDR6 is possible to use in x8 Clamshell mode, alloing you to double the number of chips used, so 8x 2GB chips can be used on 128bit. GDDR6 is a 2x16 device, so that is why Clamshell on that is x8 while GDDR5 Clamshell meant x16.

 
There's an issue with the Twitter link for me. For whatever reason it's adding extra garbage to the URL. I'm not sure if it's the forum software or my phone. Here's what it's supposed to be.


So let me get this straight, Navi 23 is ~23x mm^2 on TSMC N7, and now it's nominal successor is supposed to be nearly twice that size on more expensive TSMC N6? This is supposedly the "affordable" gpu for more mainstream gamers.

So either AMD struck the most lopsided contract alive with TSMC for wafers or that AMD isn't planning on selling any performance GPUs for less than $500 MSRP next generation...
 
Last edited:
Aren't the GDDR memory interfaces 32-bit though? That would imply needing 4x 4GB and I don't think anyone makes 4GB memory modules. I don't even know if there are 3 GB modules yet.

At least the plus side to this is that it will be relatively inexpensive if the mining craze continues. Etherium is memory bandwidth limited and a 128-bit bus really limits what miners will pay for the card. It'll still go for more than the suspected MSRP, but not the ridiculous amounts we're seeing now.

The bus can technically be divided up anyway you want, provided its broken up in 8bit increments. So you could have four chips with a 32bit interface, or you could have eight chips with a 16bit interface. You would lose some speed per chip, but its distributed across more chips. This is how the 3090 is setup, twenty four chips on a 384bit bus. You just end up with some chips sharing bandwidth with other chips.
 
So let me get this straight, Navi 23 is ~23x mm^2 on TSMC N7, and now it's nominal successor is supposed to be nearly twice that size on more expensive TSMC N6? This is supposedly the "affordable" gpu for more mainstream gamers.

So either AMD struck the most lopsided contract alive with TSMC for wafers or that AMD isn't planning on selling any performance GPUs for less than $500 MSRP next generation...

Unlike Nvida, RTG doesn't assign codenames so that they correspond to a product tier. Remember, Navi 10 was the 5700XT (et al.). N33 isn't necessarily the successor to N23; there could be another RDNA3 design that is closer to N23.
 
In which Q is expected for the first RNDA 3 product to be announced?

Sent from my SM-G998B using Tapatalk
 
Last we heard (rather recently), the parts hadn't even been taped out yet. So Q3 2022 at the earliest, I'd say.
Wow, didn’t realize it hasn’t taped out yet! I thought it was typically 12-15 months to reach volume production after tapeout + time to fill the channel. Maybe my memory is betraying me.
 
Back
Top