SIS not to go 0.13. Was that Nvidias problem?

Jan 27, 2001
69
0
0
Just a hunch. SIS is scrapping their 0.13 graphics chip production completely. Can this be related to Nvidia and TSMC chip production problems and delays?
Digitimes
 

GTaudiophile

Lifer
Oct 24, 2000
29,767
33
81
They had to ask themselves: can we really pay and then play against nVidia and ATi? My guess their answer was no.
 

Yozza

Member
Feb 20, 2001
187
0
0
They'll probably outsource future production to UMC instead of maintaining their own fab.
 

apoppin

Lifer
Mar 9, 2000
34,890
1
0
alienbabeltech.com
Originally posted by: cmdrdredd
it could just be a cost issue

DigiTimes: SiS to scrap 0.13-micron plans, announces new focus on profit
Silicon Integrated Systems (SiS) will discontinue all production and development plans at 0.13 microns and below within its own facilities and may begin taking contract-manufacturing orders in the future, confirmed company chairman John Hsuan.

Hsuan, also CEO and vice chairman of United Microelectronics Corporation (UMC), was speaking at his first investors conference as chairman of SiS after UMC took a nearly 30% stake in the Taiwanese graphics chip maker last month.

SiS began 0.13-micron test production at its 8-inch fab in the first quarter of 2002 and had originally planned to produce graphics chips using 0.13-micron processes in the second half of that year, but plans were stalled once negotiations began with UMC last year.

Now, Hsuan wants to steer SiS toward more cooperation with UMC in advanced processes. The graphics chipmaker is expected to complete the first batch of wafer inputs for volume production at UMC in the second quarter. However, production at SiS?s own 8-inch fab will continue, though only up to the 0.15-micron node.

Asked whether UMC now plans to take over SiS?s fab operation, Hsuan stressed that the important point rather lies in raising SiS?s fab to a level of a dedicated foundry.

Meanwhile, Hsuan scrapped SiS?s old strategy of using low prices to grab market share, pointing out that the company?s gross margin fell from an average of 26% in 2001 to as low as 17% in the fourth quarter of 2002 and an average of 21% last year even though revenues grew 58% year-on-year.

Besides targeting profit this year, the new chief aims to lift gross margins to 30% with the help of UMC and a new focus on the high-quality, high-end market. Revenue is targeted at NT$20 billion this year.
Bottom line. ;)
Right in the article.
 

Wingznut

Elite Member
Dec 28, 1999
16,968
2
0
Looks like a very wise decision.

Was the move to .13µ a poor decision for nVidia? Obviously I don't know the details of why they've had difficulties in delivering NV30, but it does seem that the transition to .13µ is not going well for them.

Shrinking from .18µ to .13µ is significantly more challenging than previous process shrinks. And the upcoming process shrinks won't be any easier.
 

ViRGE

Elite Member, Moderator Emeritus
Oct 9, 1999
31,516
167
106
At the rate this is going, it's really starting to look like only a handful of companies will be able to produce on the .13 and .09 processes. Intel will of course, along with AMD/IBM, TI, and maybe TSMC and UMC, but right now, it doesn't seem like anyone else(out of the larger companies) is having any luck with .13.
 

RaynorWolfcastle

Diamond Member
Feb 8, 2001
8,968
16
81
Originally posted by: Wingznut
Looks like a very wise decision.

Was the move to .13µ a poor decision for nVidia? Obviously I don't know the details of why they've had difficulties in delivering NV30, but it does seem that the transition to .13µ is not going well for them.

Shrinking from .18µ to .13µ is significantly more challenging than previous process shrinks. And the upcoming process shrinks won't be any easier.

you'll tell us all about it when they transfer you to 0.09 µm mask development, right? ;)
 

Wingznut

Elite Member
Dec 28, 1999
16,968
2
0
Originally posted by: RaynorWolfcastle
Originally posted by: Wingznut
Looks like a very wise decision.

Was the move to .13µ a poor decision for nVidia? Obviously I don't know the details of why they've had difficulties in delivering NV30, but it does seem that the transition to .13µ is not going well for them.

Shrinking from .18µ to .13µ is significantly more challenging than previous process shrinks. And the upcoming process shrinks won't be any easier.

you'll tell us all about it when they transfer you to 0.09 µm mask development, right? ;)
I'm hoping to skip .09µ and go right to .065µ. But, we'll see. ;)

 

dejacky

Banned
Dec 17, 2000
1,598
0
0
well, also sis is really from china. so they make everything as cheap as possible to save money..bastards.
 

ViRGE

Elite Member, Moderator Emeritus
Oct 9, 1999
31,516
167
106
Originally posted by: Wingznut
Originally posted by: RaynorWolfcastle
Originally posted by: Wingznut
Looks like a very wise decision.

Was the move to .13µ a poor decision for nVidia? Obviously I don't know the details of why they've had difficulties in delivering NV30, but it does seem that the transition to .13µ is not going well for them.

Shrinking from .18µ to .13µ is significantly more challenging than previous process shrinks. And the upcoming process shrinks won't be any easier.

you'll tell us all about it when they transfer you to 0.09 µm mask development, right? ;)
I'm hoping to skip .09µ and go right to .065µ. But, we'll see. ;)

.065!? That's not even due until 2005, isn't it? If you get assigned to it, good luck, and start using Rogaine now, you'll need it to keep all of your hair.;)
 

Yozza

Member
Feb 20, 2001
187
0
0
Originally posted by: velferdskiller
Originally posted by: Yozza
They'll probably outsource future production to UMC instead of maintaining their own fab.

They are staying with TSMC ;)
Digitimes

As quoted earlier to Digitimes, UMC's CEO is now Chairman of SiS. I believe they were never oursourcing production to TSMC in the first place, having their own fab instead.

To quote from the digitimes article:
Now, Hsuan wants to steer SiS toward more cooperation with UMC in advanced processes. The graphics chipmaker is expected to complete the first batch of wafer inputs for volume production at UMC in the second quarter.
[own emphasis added]

The Inquirer reports the same here.