.
Ya its the same paper . Both are $19. I just thought the overview on this was more relavent.
Its the P-Slices that have my interest . That would be in effect Like But perhaps not the same as . The Prefix of VEX. For use with all SSE II commands and more demanding Prefixs for all other SSE code/ Or P- Slices
You have moments of such poignant lucidity, Nemesis, that even I am reduced to reverence as I ponder the implications of that which your keyboard has brought forth...let me think about this for a bit.
wasnt there a bit ago talk of AMD doing this and everone was saying it wouldnt matter/do any good?
I believe you are referring to early speculation on "clustering" spawned by dresdenboy's blog wherein he suggested the FPU units assigned to each bulldozer module could be operated in a "ganged" mode to make certain instructions operate faster if the module wasn't currently tasked with computing two threads at that time.
Thus under low thread count situation there was the postulated possibility that individual threads within a module could see a performance boost.
What remains to be seen is whether any of the postulates are actually on the drawing board of the bulldozer architecture.
Consider how long hyperthreading had been on the drawing board, in the patents, and in functional silicon before Intel finally felt confident enough in its validation protocols to enable the feature in sellable products.
The version of clustering envisioned by Matthias (dresdenboy) could actually be there and yet we won't see it made available until Bulldozer 2 or some such.
And yes, without doubt, if there are two sides of a coin then you are going to find people who prefer one side over the other. Such is nature, she's a chiral bitch sometimes.