adroc_thurston
Diamond Member
- Jul 2, 2023
- 8,768
- 11,504
- 106
That's not a real v/f, not under realistic cooling.check facts before speaking lmao
Properly instrumented 285k is high 1.4's at 5.7.
AMD's also not correct since they're at 1.38v.
That's not a real v/f, not under realistic cooling.check facts before speaking lmao
There can be varianceThat's not a real v/f, not under realistic cooling.
Properly instrumented 285k is high 1.4's at 5.7.
AMD's also not correct since they're at 1.38v.
It's not variance, the XOC tard is not instrumenting it properly (he physically can't. It's Techinsights and up-tier voodoo).There can be variance
These are very early leaks and should not be taken as the final IPC uplift.Source? that seems low also waiting for this leak to spread on News website only to be re posted again here only than i will believe this.
I was more curious about the IPC of Arctic WolfThese are very early leaks and should not be taken as the final IPC uplift.
You need to test thousands of samples for a good data point 1-2 Sample wouldn't be enoughIt's not variance, the XOC tard is not instrumenting it properly (he physically can't. It's Techinsights and up-tier voodoo).
In some ways kinda, yeah.So it's basically everything you need for a HEDT platform except More Ram Channels
That is indeed interesting but why the actual F it has a NPU with more TOPS than PTLIn some ways kinda, yeah.
For more memory channels next "-WS" platform(2028 tentatively) looks interesting with "consumer" compute tiles.
Not a 'sample' thing.You need to test thousands of samples for a good data point 1-2 Sample wouldn't be enough
gigadeath to SP8For more memory channels next "-WS" platform(2028 tentatively) looks interesting with "consumer" compute tiles.
Aren't they sharing the SOC tile across the lineup?That is indeed interesting but why the actual F it has a NPU with more TOPS than PTL
He meant the 8 Channel WS that is based of consumer CPU tile it has like 6-7 (8+16) Tiles iircAren't they sharing the SOC tile across the lineup?
Ah, NVL-W? yeah.He meant the 8 Channel WS that is based of consumer CPU tile it has like 6-7 (8+16) Tiles iirc
DLVR exists to not have this issue
They did that already 2 years ago and the market was less than happy.Easy choice there
Totally agree, and it's obvious. So much chat about SKUs that will be 5% of sales, at best. Limited sales of 24c AMD and 52c Intel. Hardly anyone needs that, if you actually do need throughout you but big boy platforms. The real chat here should be about the single tile Intel SKUs and AMD single ccd chips as that's the upgrade that almost everyone will see.Almost nobody needs 52 C with limited membw. Intel is in for a rude awakening if it thinks that halo part will sell buckets.
On the flip side, 4 P + 4 LPE cores is probably not enough in today's market.
The question is, what clocks will Zen 6 hit? If we're talking +10% fmax +8% IPC then overall +20% ST is reasonable. Zen 5 and ARL are basically the same, so Zen 6 should have a 10% or so lead over NVL in ST (assuming NVL fmax is the same as ARL).
We are like 6-9 Months away and we had PTL not reaching 5 Ghz to it being 5.1 so maybe 200-300Mhz more is possible have to see
Totally agree, and it's obvious. So much chat about SKUs that will be 5% of sales, at best. Limited sales of 24c AMD and 52c Intel. Hardly anyone needs that, if you actually do need throughout you but big boy platforms. The real chat here should be about the single tile Intel SKUs and AMD single ccd chips as that's the upgrade that almost everyone will see.
All Intel first node had this issue 22nm/14nm/10nm(it was something else but anyway)/Intel 4Intel had to move heaven and Earth just to get 5.1 GHz. And 5.1 GHz was NOT the goal or even close to it, Intel probably wanted at least 5.3 GHz and couldn't get there. Let's not give them too much credit.
So 52C NVL-S will not be HEDT then (as speculated by some), or what does HEDT mean in practice for NVL-S?HEDT used to mean more memory channels, which NVL will not offer.
Jaykihn mentioned on VideoCardz that while NVL-S supports CQDIMM, it only offers larger capacity rather than more memory channels.So 52C NVL-S will not be HEDT then (as speculated by some), or what does HEDT mean in practice for NVL-S?
Oh I get that, it's in my post history. And that's totally fine and all well and good. It's when people talk about what will be relevant or important in the market and forget that they are in a niche that I'm commenting on. There are a lot of 9800X3D in the diy space though. Very good partIntel had to move heaven and Earth just to get 5.1 GHz. And 5.1 GHz was NOT the goal or even close to it, Intel probably wanted at least 5.3 GHz and couldn't get there. Let's not give them too much credit.
Enthusiast forums are always obsessed with top-end parts. Look at all the people around here using 9800X3Ds and 9950X3Ds etc. It's a disproportionate number compared to the average even in the DiY space.
More power limits and the need for a non mainstream motherboard to use it, probablySo 52C NVL-S will not be HEDT then (as speculated by some), or what does HEDT mean in practice for NVL-S?
