Discussion Intel Meteor, Arrow, Lunar & Panther Lakes + WCL Discussion Threads

Page 953 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
941
856
106
Wildcat Lake (WCL) Specs

Intel Wildcat Lake (WCL) is upcoming mobile SoC replacing Raptor Lake-U. WCL consists of 2 tiles: compute tile and PCD tile. It is true single die consists of CPU, GPU and NPU that is fabbed by 18-A process. Last time I checked, PCD tile is fabbed by TSMC N6 process. They are connected through UCIe, not D2D; a first from Intel. Expecting launching in Q1 2026.

Intel Raptor Lake UIntel Wildcat Lake 15W?Intel Lunar LakeIntel Panther Lake 4+4+4
Launch DateQ1-2024Q2-2026Q3-2024Q1-2026
ModelIntel 150UIntel Core 7Core Ultra 7 268VCore Ultra 7 365
Dies2223
NodeIntel 7 + ?Intel 18-A + TSMC N6TSMC N3B + N6Intel 18-A + Intel 3 + TSMC N6
CPU2 P-core + 8 E-cores2 P-core + 4 LP E-cores4 P-core + 4 LP E-cores4 P-core + 4 LP E-cores
Threads12688
Max Clock5.4 GHz?5 GHz4.8 GHz
L3 Cache12 MB12 MB12 MB
TDP15 - 55 W15 W ?17 - 37 W25 - 55 W
Memory128-bit LPDDR5-520064-bit LPDDR5128-bit LPDDR5x-8533128-bit LPDDR5x-7467
Size96 GB32 GB128 GB
Bandwidth136 GB/s
GPUIntel GraphicsIntel GraphicsArc 140VIntel Graphics
RTNoNoYESYES
EU / Xe96 EU2 Xe8 Xe4 Xe
Max Clock1.3 GHz?2 GHz2.5 GHz
NPUGNA 3.018 TOPS48 TOPS49 TOPS






PPT1.jpg
PPT2.jpg
PPT3.jpg



As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



LNL-MX.png
 

Attachments

  • PantherLake.png
    PantherLake.png
    283.5 KB · Views: 24,042
  • LNL.png
    LNL.png
    881.8 KB · Views: 25,530
  • INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg
    INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg
    181.4 KB · Views: 72,438
  • Clockspeed.png
    Clockspeed.png
    611.8 KB · Views: 72,325
Last edited:

Joe NYC

Diamond Member
Jun 26, 2021
4,143
5,697
136
Intel problem is that they deprecated a chunk of i7 capacity which they now need.

I was wondering about that. Intel must have taken some of that capacity down, for unknown reasons.

I seem to recall the CFO some quarters ago talking (bragging) about some good deal they got on some used equipment. I wonder if it is related.
 

OneEng2

Senior member
Sep 19, 2022
976
1,186
106
The compute tile in PTL also has an image processor, a 50 TOPs NPU, display outputs, memory controller and a fat bus that reaches the iGPU chiplet.
You can't compare it to the Zen 5 CCDs that only have the CPU cores and IF.
Fair.
client is getting N2 piles and 2.5D slabs just the same.
Doesn't make NVL architecture any more suited to win server business over the competition. You can waste lots of wafers when you get a fortune for any good die you happen to make. Not so much when you need to offer the chips near commodity pricing (like client).
Fab Space ain't cheap. Take the space used up by 10 nm for newer nodes.
10nm isn't exactly "old". I think that if Intel could get design wins on more commodity chips they could turn that into a money maker vs. an endless stream of debt for new nodes.
 

poke01

Diamond Member
Mar 8, 2022
4,777
6,105
106
The compute tile in PTL also has an image processor, a 50 TOPs NPU, display outputs, memory controller and a fat bus that reaches the iGPU chiplet.
You can't compare it to the Zen 5 CCDs that only have the CPU cores and IF
Finally some one actually responds with sense. People keep on comparing PTL or M5 SoC to a Zen5 CCD when the CCD is bare bones
 

gdansk

Diamond Member
Feb 8, 2011
4,742
8,027
136
Finally some one actually responds with sense. People keep on comparing PTL or M5 SoC to a Zen5 CCD when the CCD is bare bones
It's a bad technical comparison
But regarding economics... maybe logical?
The barebones CCD approach seems - ironically - to be the best approach for manufacturing processes with bad yields (like 18A, allegedly).

Related: Did we get approximate sizes for WCL yet?