Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads

Page 753 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
782
750
106
PPT1.jpg
PPT2.jpg
PPT3.jpg



As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



LNL-MX.png

Intel Core Ultra 100 - Meteor Lake

INTEL-CORE-100-ULTRA-METEOR-LAKE-OFFCIAL-SLIDE-2.jpg

As mentioned by Tomshardware, TSMC will manufacture the I/O, SoC, and GPU tiles. That means Intel will manufacture only the CPU and Foveros tiles. (Notably, Intel calls the I/O tile an 'I/O Expander,' hence the IOE moniker.)



Clockspeed.png
 

Attachments

  • PantherLake.png
    PantherLake.png
    283.5 KB · Views: 24,025
  • LNL.png
    LNL.png
    881.8 KB · Views: 25,517
Last edited:

ondma

Diamond Member
Mar 18, 2018
3,282
1,683
136
I am waiting for Igor to leak NVL Performance Projection like they did with arrow lake.

Since the core count is 16P+32E I bet the 32E alone would have greater Multi than ARL-S and 2X over ARL is possible 100K R23?

I hope they don't use DLVR on Desktop there is no need for it on Desktop.

Any guesstimate for ST Performance?
I was at first really excited about this rumor. However, I wonder how they will be able to control temperatures and power consumption. ARL cut power somewhat, but they still approach 250 or 300 watts maxed out with 8p 16e. If there is a 16P Nova Lake, it might not be that great for gaming--- not sure what kind of 1T performance they can get out of that.
 
Jul 27, 2020
26,345
18,117
146
If there is a 16P Nova Lake, it might not be that great for gaming--- not sure what kind of 1T performance they can get out of that.
I think their chances are great if they put a low latency (<50 ns) 128MB cache in the SoC tile for 16P Nova Lake. For gaming workloads, the CPU shouldn't consume more than 125W overall. If they can manage at least 15% IPC increase over Lion Cove with guaranteed 5.5 GHz clocks, they may manage to be competitive with Zen 6.
 

511

Diamond Member
Jul 12, 2024
3,194
3,143
106
I think their chances are great if they put a low latency (<50 ns) 128MB cache in the SoC tile for 16P Nova Lake. For gaming workloads, the CPU shouldn't consume more than 125W overall. If they can manage at least 15% IPC increase over Lion Cove with guaranteed 5.5 GHz clocks, they may manage to be competitive with Zen 6.
The IPC Estimate should be 20% or more considering we are getting both a Tick (Cougar) and Tock(Panther Cove) and fixing lost IPC From ARL
 

Thunder 57

Diamond Member
Aug 19, 2007
3,830
6,462
136
The IPC Estimate should be 20% or more considering we are getting both a Tick (Cougar) and Tock(Panther Cove) and fixing lost IPC From ARL

I think the days of 20% IPC increases are over inluess it is being compared to a previous architecture that is broken in some way..
 

511

Diamond Member
Jul 12, 2024
3,194
3,143
106
I think the days of 20% IPC increases are over inluess it is being compared to a previous architecture that is broken in some way..
Well the ARL architecture was borked so... Also E core team is going to deliver 25% IPC over skymont lol
 

Thunder 57

Diamond Member
Aug 19, 2007
3,830
6,462
136
Panther Lake. It's just not coming to desktop.

Fair enough.

And SkMT saw a greater than 20% IPC increase...

I suggest you read the C&C articles on Skymont and you will realize why it was so successful. It might also make you rethink your position that another huge IPC increase can be done as readily. I'm all for it if they can but I'm not expecting it.
 

511

Diamond Member
Jul 12, 2024
3,194
3,143
106
20% sounds believable, I just don't believe they can do Skymont 2.0
20% over darkmont which is 4-5% over skymont so 25% over SKT but another skymont seems impossible if they do it though I wouldn't be shocked
 

OneEng2

Senior member
Sep 19, 2022
710
949
106
I think their chances are great if they put a low latency (<50 ns) 128MB cache in the SoC tile for 16P Nova Lake. For gaming workloads, the CPU shouldn't consume more than 125W overall. If they can manage at least 15% IPC increase over Lion Cove with guaranteed 5.5 GHz clocks, they may manage to be competitive with Zen 6.
Even if so, it will still be behind current X3D and most certainly behind Zen 6 X3D. I think Intel needs an answer to X3D technology that drastically lowers memory latency. The current ARL design already has huge issues in latency. I think they will be doing good just to free up the current design, rather on starting with expectations of Zen 5 and expecting latency improvements so drastic in Nova Lake that it surpasses X3D.

Keep in mind, moving from N3B to 18A is not going to give Intel much additional transistor budget to work with (unlike the move to N3B did).
The IPC Estimate should be 20% or more considering we are getting both a Tick (Cougar) and Tock(Panther Cove) and fixing lost IPC From ARL
... and this is how people got so disappointed by ARL. You take all the little leaks, add up the IPC improvements you see in each change, then sum them all up to get a really big number ..... and then are very disappointed when the product comes out as all these theoretical improvements don't translate into real world performance.

As I stated above, the additional transistor budget expected by 18A over N3B shouldn't be expected to gain much IPC as cache, logic buffers, TLA, front end, execution units, etc, etc, wont likely be afforded much growth.

I expect some good improvements in some applications if Intel can just get their latency under control. Others (that are already doing well on ARL) wont gain much at all.
I think the days of 20% IPC increases are over inluess it is being compared to a previous architecture that is broken in some way..
I agree, because the days of getting 50% higher transistor budget are ALSO over ;).
 

OneEng2

Senior member
Sep 19, 2022
710
949
106
If Intel spent 20Bn on GAA with BSPDN, how much do you think it will cost to do CFET with buried power via? It is my understanding that the CFET process will add as many process steps over GAA as GAA did beyond FinFET. Another 20Bn?

The alure of 2x density is a powerful draw though. From what I can read now, it looks like 2030+ for this technology.
 

511

Diamond Member
Jul 12, 2024
3,194
3,143
106
If Intel spent 20Bn on GAA with BSPDN, how much do you think it will cost to do CFET with buried power via? It is my understanding that the CFET process will add as many process steps over GAA as GAA did beyond FinFET. Another 20Bn?

The alure of 2x density is a powerful draw though. From what I can read now, it looks like 2030+ for this technology.
It is 2032 from Imec and 20 Billion is the cost of a single fab the R&D is less the main cost are the Fab and first time ramp cost and stuff

scaling roadmap May 2023.png
 
  • Like
Reactions: OneEng2

Raqia

Member
Nov 19, 2008
92
58
91
Nova Lake won't have a mont anymore. It will be an Arctic Wolf. The codename change may indicate an entirely different beast.
So of the 3-tiered cores, we have Coyote Cove for P-Cores, Arctic Wolf for E-Cores, and there are also the LP-Cores... Are these rumored to also be Arctic wolf derived and sit separately on the SoC tile as with Lunar and Arrow Lake?