• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

Discussion Intel Foveros, 3D stacking and the future.

Wouldn't vertically stacking chiplets cause the final package to be extremely thick ? This would mean that such a processor can't be used in a small form factor like laptops or phones.
 
Last edited:
Wouldn't vertically stacking chiplets cause the final package to be extremely thick ? This would mean that such a processor can't be used in a small form factor like laptops or phones.

They thin the wafers before stacking, so a dozen chips stacked on top of each other wouldn't even add 1mm in height to the package. I think heat is a bigger issue, since you concentrate more transistors in a given area. If before you had a big chip of x transistors in 600 mm^2 but now you have that many transistors in a stacked chip in 150 mm^2, you have to move 4x the heat per mm^2.

Backside power delivery (which is still a ways out) will make this easier than the current method which is organized as a "grid" of a given pitch specific to a given process.
 
Back
Top