They obviously won't use the same proprietary "High-K" process as Intel, but they've been working on high K gates for a while. IIRC it's supposed to be implemented in 32nm.
I think SOI is supposed to go a long way to keep leakage current in check, which is probably why AMD hasn't been in any big hurry to implement high K dielectrics.