• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

circuits test in 6 hours...

MeanMeosh

Diamond Member
its gonna be on op-amps, diodes (prolly of the zener variety), and transistors (BJTs)...

any things you guys think i *need* to know for this test?
 
MeanMeosh, if you personally feel you are prepared, then go to bed, you don't want to be tired and make stupid mistakes on the test 🙂
 
Originally posted by: Zim Hosein
MeanMeosh, if you personally feel you are prepared, then go to bed, you don't want to be tired and make stupid mistakes on the test 🙂

I slept through those exact lectures 🙂
Which explains why I am in digital design. That analog stuff is killer! 😀
 
sounds like ur in a lower division class.....among the first of 'em

for op-amps......feedback....knw gains..know how to derive the eqns and what not...feed back and finding gain is important...(think resistors)

transistors....knw the KVL for it..usually BE = BC - CE? or something like that ...i forgot...this was like...2 yrs ago.....aha...knw when a transistor will be in cut-off, active, or saturation regions...

diodes...knw both zener and regular diodes...both are used differently....knw how the graphs (the current-voltage characteristics) of the diodes are produced....knw the biggest difference btwn the zener and a regular diode....knwing the power ranges will help...knowing the tolerance will help..


u'll have circuits in there....just don't be crazy and forget how to derice the simple kvl/kcl eqns.....


also, why u slacking off? this is something u should knw by now if u have an exam 6 hours from now.....u should be sleeping...why am i not sleeping?..i just finished a 50 page EE lab report earlier today so i'm just chilling and celebrating and getting drunk and having a headache in class tomorrow..but i won't care...the next 50 page report will be due next thurs...i 'll worry about that on sunday...


don't forget how to use these components and how to derive the kvl/kcl 's when u see a circuit w/ them......don't worry..u look back at this a year from now...u'll think it was childsplay...
 
Originally posted by: DanTMWTMP
sounds like ur in a lower division class.....among the first of 'em

for op-amps......feedback....knw gains..know how to derive the eqns and what not...feed back and finding gain is important...(think resistors)

transistors....knw the KVL for it..usually BE = BC - CE? or something like that ...i forgot...this was like...2 yrs ago.....aha...knw when a transistor will be in cut-off, active, or saturation regions...

diodes...knw both zener and regular diodes...both are used differently....knw how the graphs (the current-voltage characteristics) of the diodes are produced....knw the biggest difference btwn the zener and a regular diode....knwing the power ranges will help...knowing the tolerance will help..


u'll have circuits in there....just don't be crazy and forget how to derice the simple kvl/kcl eqns.....


also, why u slacking off? this is something u should knw by now if u have an exam 6 hours from now.....u should be sleeping...why am i not sleeping?..i just finished a 50 page EE lab report earlier today so i'm just chilling and celebrating and getting drunk and having a headache in class tomorrow..but i won't care...the next 50 page report will be due next thurs...i 'll worry about that on sunday...


don't forget how to use these components and how to derive the kvl/kcl 's when u see a circuit w/ them......don't worry..u look back at this a year from now...u'll think it was childsplay...

oh, i knew this stuff... just was wondering if the all knowing ATOT community had anything to add =D
 
Originally posted by: SuperTool
Originally posted by: Zim Hosein
MeanMeosh, if you personally feel you are prepared, then go to bed, you don't want to be tired and make stupid mistakes on the test 🙂

I slept through those exact lectures 🙂
Which explains why I am in digital design. That analog stuff is killer! 😀

ah fellow EE dude...aha.....all those early analog stuff...wasn't that bad really.....so wat's ur EE depth?....circuits (hehehe u seriuos?), ...

me = photonics and machine control theory..........
 
Originally posted by: DanTMWTMP
Originally posted by: SuperTool
Originally posted by: Zim Hosein
MeanMeosh, if you personally feel you are prepared, then go to bed, you don't want to be tired and make stupid mistakes on the test 🙂

I slept through those exact lectures 🙂
Which explains why I am in digital design. That analog stuff is killer! 😀

ah fellow EE dude...aha.....all those early analog stuff...wasn't that bad really.....so wat's ur EE depth?....circuits (hehehe u seriuos?), ...

me = photonics and machine control theory..........

eh, this is a third year ee course here at UT-austin... of course this is one of the last courses you'll take before you do your tech areas... so.

i'll prolly be doing communications / networking and management / production as my two.
 
Originally posted by: MeanMeosh
Originally posted by: DanTMWTMP
sounds like ur in a lower division class.....among the first of 'em

for op-amps......feedback....knw gains..know how to derive the eqns and what not...feed back and finding gain is important...(think resistors)

transistors....knw the KVL for it..usually BE = BC - CE? or something like that ...i forgot...this was like...2 yrs ago.....aha...knw when a transistor will be in cut-off, active, or saturation regions...

diodes...knw both zener and regular diodes...both are used differently....knw how the graphs (the current-voltage characteristics) of the diodes are produced....knw the biggest difference btwn the zener and a regular diode....knwing the power ranges will help...knowing the tolerance will help..


u'll have circuits in there....just don't be crazy and forget how to derice the simple kvl/kcl eqns.....

also, why u slacking off? this is something u should knw by now if u have an exam 6 hours from now.....u should be sleeping...why am i not sleeping?..i just finished a 50 page EE lab report earlier today so i'm just chilling and celebrating and getting drunk and having a headache in class tomorrow..but i won't care...the next 50 page report will be due next thurs...i 'll worry about that on sunday...


don't forget how to use these components and how to derive the kvl/kcl 's when u see a circuit w/ them......don't worry..u look back at this a year from now...u'll think it was childsplay...

oh, i knew this stuff... just was wondering if the all knowing ATOT community had anything to add =D

ahhh ic...well, if u think ur ready....just sleep dude...u have to have a sharp mind in the morning..cuz as long as u knw the core basics....u just apply it on the exam..cuz my profs LOVED to throw in stuff that's complicated in there....but if u knew ur core material really well, u just apply ur knowledge to solve a problem u never seen b4.....my exams are always like that...me, i personally don't do that well in them and i don't like it..hehehehe


well, anyways, GOOD LUCK dude!! 😀 i'm sure u'll do well.....anyone who loves comps and kicks it @ atot and does EE is a coool dude in my book ....therfore u'll do well..aha
 
Originally posted by: SuperTool
Originally posted by: Zim Hosein
MeanMeosh, if you personally feel you are prepared, then go to bed, you don't want to be tired and make stupid mistakes on the test 🙂

I slept through those exact lectures 🙂
Which explains why I am in digital design. That analog stuff is killer! 😀

i love my digital classes so far.
 
Originally posted by: MeanMeosh
Originally posted by: DanTMWTMP
Originally posted by: SuperTool
Originally posted by: Zim Hosein
MeanMeosh, if you personally feel you are prepared, then go to bed, you don't want to be tired and make stupid mistakes on the test 🙂

I slept through those exact lectures 🙂
Which explains why I am in digital design. That analog stuff is killer! 😀

ah fellow EE dude...aha.....all those early analog stuff...wasn't that bad really.....so wat's ur EE depth?....circuits (hehehe u seriuos?), ...

me = photonics and machine control theory..........

eh, this is a third year ee course here at UT-austin... of course this is one of the last courses you'll take before you do your tech areas... so.

i'll prolly be doing communications / networking and management / production as my two.


ahh...hehe man..a lot of people in EE take that route....so u better get the grades dude...lotsa math and theory and stats in network/communications...well, that's what my firends tell me...

and wtf! stop responding to me and take 15 minutes to overview everything and goto sleep dude! u insane or something? 😛 😀
 
Back
Top