[ASML] Intel to introduce EUV in 2016

Page 3 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

krumme

Diamond Member
Oct 9, 2009
5,956
1,596
136

Well that was not a surprice - right ;)
Makes good sense. Intel can do without. The others hardly cant. Let tsmc and ss take the learning cost. Then get onboard when cost is lower. Yes density will probably suffer especially at 10nm, but that has never been priority for Intel and their density have always been relatively low. When you can sell a 650mm2 cpu for 4k why bother when you at the same time delay progress for your compettitors.
 

witeken

Diamond Member
Dec 25, 2013
3,899
193
106
Intel wants to do better than the historical trend at 10nm, so expect another big density improvement. Not using EUV is only making it harder.
 

krumme

Diamond Member
Oct 9, 2009
5,956
1,596
136
Intel wants to do better than the historical trend at 10nm, so expect another big density improvement. Not using EUV is only making it harder.

Harder = more expensive - but doable it seems. But more expensive for tsmc and ss and thats what counts. Asml projected revenue and profit increase plus euv development is going to get paid by tsmc and ss shareholders. Bum. Lol.

As for the density improvement sans euv lets see when we get some comparable numbers of real silicon transistors/size from actual cpu and not those meaningless process pr numbers. What i am also most interested in is Intel yields at 10nm. It can be dangerous. Its a more risky approach imo. But they have a lot of headroom now it seems so they got some slack here.

But impressive Intel will go all the way to 7nm sans euv right? Damn they have tight control over their processes.

Interesting times ahead. And nice to see tsmc and ss getting their processes in high gear. We will get some fine mobile solutions then. 2xCool :)