Discussion Apple Silicon SoC thread

[Eug]

M1
5 nm
Unified memory architecture - LP-DDR4
16 billion transistors

8-core CPU

4 high-performance cores
192 KB instruction cache
128 KB data cache
Shared 12 MB L2 cache

4 high-efficiency cores
128 KB instruction cache
64 KB data cache
Shared 4 MB L2 cache
(Apple claims the 4 high-effiency cores alone perform like a dual-core Intel MacBook Air)

8-core iGPU (but there is a 7-core variant, likely with one inactive core)
128 execution units
Up to 24576 concurrent threads
2.6 Teraflops
82 Gigatexels/s
41 gigapixels/s

16-core neural engine
Secure Enclave
USB 4

Products:
$999 ($899 edu) 13" MacBook Air (fanless) - 18 hour video playback battery life
$699 Mac mini (with fan)
$1299 ($1199 edu) 13" MacBook Pro (with fan) - 20 hour video playback battery life

Memory options 8 GB and 16 GB. No 32 GB option (unless you go Intel).

It should be noted that the M1 chip in these three Macs is the same (aside from GPU core number). Basically, Apple is taking the same approach which these chips as they do the iPhones and iPads. Just one SKU (excluding the X variants), which is the same across all iDevices (aside from maybe slight clock speed differences occasionally).

EDIT:



M1 Pro 8-core CPU (6+2), 14-core GPU
M1 Pro 10-core CPU (8+2), 14-core GPU
M1 Pro 10-core CPU (8+2), 16-core GPU
M1 Max 10-core CPU (8+2), 24-core GPU
M1 Max 10-core CPU (8+2), 32-core GPU

M1 Pro and M1 Max discussion here:

Page 78 - Discussion - Apple Silicon SoC thread

Page 78 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

forums.anandtech.com

M1 Ultra discussion here:

Page 109 - Discussion - Apple Silicon SoC thread

Page 109 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

forums.anandtech.com

M2 discussion here:

Page 127 - Discussion - Apple Silicon SoC thread

Page 127 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

forums.anandtech.com

Second Generation 5 nm
Unified memory architecture - LPDDR5, up to 24 GB and 100 GB/s
20 billion transistors

8-core CPU

4 high-performance cores
192 KB instruction cache
128 KB data cache
Shared 16 MB L2 cache

4 high-efficiency cores
128 KB instruction cache
64 KB data cache
Shared 4 MB L2 cache

10-core iGPU (but there is an 8-core variant)
3.6 Teraflops

16-core neural engine
Secure Enclave
USB 4

Hardware acceleration for 8K h.264, h.264, ProRes

M3 Family discussion here:

Page 215 - Discussion - Apple Silicon SoC thread

Page 215 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

forums.anandtech.com

M4 Family discussion here:

Page 263 - Discussion - Apple Silicon SoC thread

Page 263 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

forums.anandtech.com

M5 Family discussion here:

Page 431 - Discussion - Apple Silicon SoC thread

Page 431 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

forums.anandtech.com

 

[Eug]

I find it interesting that the rumours have the new MacBook using the A18 Pro, but the new Studio Display - a monitor - using the A19 or A19 Pro.

 

[mvprod123]

I find it interesting that the rumours have the new MacBook using the A18 Pro, but the new Studio Display - a monitor - using the A19 or A19 Pro.

I bet that the A19 or A19 Pro for monitors is binned. Many parts in these SoCs may be defective, but there are enough working parts to handle the functionality for future monitors.

 

[Doug S]

I bet that the A19 or A19 Pro for monitors is binned. Many parts in these SoCs may be defective, but there are enough working parts to handle the functionality for future monitors.

Yeah it would be interesting to see a teardown and see how many memory channels it is using for example. It could easily get by with a 32 bit bus, but losing a memory controller or two would be fatal for using it in an iPhone. Could get by with a lost P and multiple E cores, lose half an L2, probably doesn't use NPU at all, etc. etc.

There might also be parts that fail parametric yield and won't make the single clock/power bin to qualify for an iPhone. They can clock at it at reduced frequency, it'll still have more than enough horsepower for what little it is being tasked with.

And saying it will be using A19 doesn't mean that's all it will be using. Its possible they might use more than one generation's worth of reject SoCs. Maybe it starts out using A19 rejects, but down the road is manufactured with A20 rejects.

 

[Eug]

And saying it will be using A19 doesn't mean that's all it will be using. Its possible they might use more than one generation's worth of reject SoCs. Maybe it starts out using A19 rejects, but down the road is manufactured with A20 rejects.

AFAIK, the current Studio Display has never used anything but A13.