heyheybooboo
Diamond Member
- Jun 29, 2007
- 6,278
- 0
- 0
Originally posted by: Ig
New high-end workstation card. FireGL V8650 2GB.
http://www.fudzilla.com/index....=view&id=4637&Itemid=1
Originally posted by: bradley
Well, that was anticlimactic.
Originally posted by: j0j081
Originally posted by: bradley
Well, that was anticlimactic.
yeah worst surprise ever lmao.
Originally posted by: bradley
Well, that was anticlimactic.
Originally posted by: SickBeast
No no...the big surprise is that AMD is shipping hundreds of thousands of Phenoms this quarter.
More from the Spin Doctors
Originally posted by: SickBeast
What I'm wondering is: Could AMD very quickly scale the Phenom down to 55nm (linear shrink), and then just fab them wherever the new Radeons are being produced? (TSMC I would assume)
Originally posted by: Viditor
It could also be the announcement of the new IBM/AMD 32nm HK/MG process...
EETimes
"IBM and its joint-development partners have announced that their "high-k/metal gate" technology in next-generation 32nm devices will be available to IBM alliance members and their clients in the second half of 2009"
"They have also incorporated high-k silicon-on-insulator (SOI) technology at 32nm for high-performance applications. The high-k material properties enable a 30 percent transistor speed increase over the previous generation of high performance SOI technology"
"Separately, Intel has made 32nm announcements, but Patton believes "IBM is first in developing working SRAMs in 32nm for both low-power and high-performance applications.""
Isn't the 55nm process pretty close to the 65nm one? Would that not make the shink easier than either 90nm to 65nm, or 65nm to 45nm?Originally posted by: CTho9305
Originally posted by: SickBeast
What I'm wondering is: Could AMD very quickly scale the Phenom down to 55nm (linear shrink), and then just fab them wherever the new Radeons are being produced? (TSMC I would assume)
Not really (not quickly). Each manufacturing process is slightly different (sometimes very different; AMD using SOI and TSMC using bulk is pretty significant). If you make a non-aggressive design, it's easy to port it between the processes; if you're more aggressive, it becomes harder to port the design. CPU designs are usually extremely aggressive, so they're a lot of work to port (even shrinks like 90nm -> 65nm are a lot of work).
To give a wishy-washy explanation, consider building an engine. You could come up with a very conservative design that works fine with either mostly aluminum parts or 100% steel parts, but it wouldn't be an optimal design for either material. On the other hand, you could optimize the hell out of a design intended only for steel parts and eek out every last horsepower / mile per gallon. Of course, if for some reason you want to switch to a different metal, it's going to be a lot of work. If anyone wants a more technical explanation, start a new thread asking why it's hard to port designs between processes (and send me a pm so I see it).
Originally posted by: SickBeast
Isn't the 55nm process pretty close to the 65nm one? Would that not make the shink easier than either 90nm to 65nm, or 65nm to 45nm?Originally posted by: CTho9305
Originally posted by: SickBeast
What I'm wondering is: Could AMD very quickly scale the Phenom down to 55nm (linear shrink), and then just fab them wherever the new Radeons are being produced? (TSMC I would assume)
Not really (not quickly). Each manufacturing process is slightly different (sometimes very different; AMD using SOI and TSMC using bulk is pretty significant). If you make a non-aggressive design, it's easy to port it between the processes; if you're more aggressive, it becomes harder to port the design. CPU designs are usually extremely aggressive, so they're a lot of work to port (even shrinks like 90nm -> 65nm are a lot of work).
To give a wishy-washy explanation, consider building an engine. You could come up with a very conservative design that works fine with either mostly aluminum parts or 100% steel parts, but it wouldn't be an optimal design for either material. On the other hand, you could optimize the hell out of a design intended only for steel parts and eek out every last horsepower / mile per gallon. Of course, if for some reason you want to switch to a different metal, it's going to be a lot of work. If anyone wants a more technical explanation, start a new thread asking why it's hard to port designs between processes (and send me a pm so I see it).
Originally posted by: SickBeast
Isn't the 55nm process pretty close to the 65nm one? Would that not make the shink easier than either 90nm to 65nm, or 65nm to 45nm?
Also, does anyone know how many CPUs AMD is allowed to outsource?
Originally posted by: myocardia
Wow, Viditor, you should have stopped by last night. Both of those are much better announcements than anything we've come up with so far. It's good to know that AMD won't be trying to use SOI with their 32nm chips, and Violin might be what AMD needs to take back the portion of the server market that they've lost over the last year or so.
All new nodes are first run on SRAMs...be they Intel, IBM, or AMD.Does this tech transfer from SRAMs to CPUs ???
Originally posted by: rickcain4150
I've bought AMD for years and don't care for overpriced intel offerings. I sure hope the company stays solvent, even if some internet whacko overclockers complain that the Phenom is 3.2% slower.