So he's a kind of wacky question. In the Pentium 4, for example, there is 20k of on-die L1 cache and 1M of L2 cache on die. Since both of these caches are running at the same speed (say, 3.6Ghz), what's the point of keeping them separate? It made since when the caches were in different...