Search
Search titles only
By:
Search titles only
By:
Log in
Register
Search
Search titles only
By:
Search titles only
By:
Menu
Install the app
Install
Home
Featured
Forums
Trending
Search forums
What's new
New posts
Latest activity
Members
Current visitors
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser
.
camel-cdr
Junior Member
Messages
16
Featured content
0
Reaction score
54
Points
51
Joined
Feb 23, 2024
Last seen
Wednesday at 7:26 AM
Find
Find content
Find all content by camel-cdr
Find all threads by camel-cdr
Latest activity
Postings
Featured content
About
Trophies
camel-cdr
replied to the thread
Discussion
RISC V Latest Developments Discussion [No Politics]
.
I think it's because that's what the other RISC-V vendors use, as soon as one of them switches to SPEC2017 the others will likely...
Sunday at 3:29 PM
camel-cdr
replied to the thread
Question
Are scalable vectors the ultimate solution to fixed width SIMD?
.
The lane size usually the vector length though. Or to put it differently, the width of the vector execution units, specifically for...
Jul 3, 2024
camel-cdr
replied to the thread
Question
Are scalable vectors the ultimate solution to fixed width SIMD?
.
I don't think there is a problem with the shuffle instructions in a scalable context for application class processors. However, it's...
Jul 1, 2024
camel-cdr
replied to the thread
Question
Are scalable vectors the ultimate solution to fixed width SIMD?
.
As somebody who has done a decent bit of programming with RVV let me tell you my biggest worries of the scalable nature: Some code...
Jul 1, 2024
camel-cdr
replied to the thread
Discussion
RISC V Latest Developments Discussion [No Politics]
.
A small update on this: It turns out the performance characteristics change drastically, when enabling DRAMsim3 in the simulation...
Jun 4, 2024
camel-cdr
reacted to
DisEnchantment's post
in the thread
Discussion
RISC V Latest Developments Discussion [No Politics]
with
Like
.
https://hotchips.org/advance-program/ There is a presentation in HC24 from XiangShan team.
May 26, 2024
camel-cdr
replied to the thread
Discussion
RISC V Latest Developments Discussion [No Politics]
.
On that topic, XiangShans RVV backend still has some problems with my benchmarks, but there have been a few other things I've noticed...
May 1, 2024
camel-cdr
reacted to
Nothingness's post
in the thread
Discussion
RISC V Latest Developments Discussion [No Politics]
with
Like
.
Sorry, I thought that was the same thing you mentioned before.
May 1, 2024
camel-cdr
replied to the thread
Discussion
RISC V Latest Developments Discussion [No Politics]
.
No the K1 is real, you can order it on aliexpress now, but sadly not in Germany for now :-( See the banana pi BPI-F3. I'm not sure about...
May 1, 2024
camel-cdr
replied to the thread
Discussion
RISC V Latest Developments Discussion [No Politics]
.
I don't think this is true, considering Qualcomm's involve in things like the scalar efficiency SIG, here they even propose some 48-bit...
May 1, 2024
Loading…
Loading…
Loading…
Loading…
RESOURCES
Advertising
Cookies Policies
Privacy
Term & Conditions
FOLLOW
Facebook
Twitter
Top
Bottom
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
Accept
Learn more…