Discussion Zen 5 Speculation (EPYC Turin and Strix Point/Granite Ridge - Ryzen 9000)

Page 836 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

poke01

Platinum Member
Mar 8, 2022
2,208
2,804
106
A lot of companies are using N3E this year, it’s an okay node.

Anyway Zen5 on client isn’t finished yet. Strix halo will be on N3E and will have much better bandwidth.
 
  • Like
Reactions: Joe NYC

Joe NYC

Platinum Member
Jun 26, 2021
2,539
3,471
106
Do you have an AMD press release stating current Turin processors are on N3E? Google AI is saying some of the Turin processors are on N3E (highest end chips) and others are on N4P. That's AI but I always thought all Turin processors would be on at least N3.

The classic (vanilla) Turin CCDs are on N4P, same as desktop. Turin Dense is on N3E.

In AMD press release, they only mentioned that these processors use N3 and N4, without specifying the specific iteration of the nodes.
 

marees

Senior member
Apr 28, 2024
458
512
96
Do you have an AMD press release stating current Turin processors are on N3E? Google AI is saying some of the Turin processors are on N3E (highest end chips) and others are on N4P. That's AI but I always thought all Turin processors would be on at least N3.
There was exactly 1 reference I could get from googling this:

According to AMD, the CCDs on this chip were fabbed on a 3nm process (undoubtedly TSMC’s), with AMD apparently looking to take advantage of the densest process available in order to maximize the number of CPU cores they can place on a single chip.

https://www.anandtech.com/show/2142...-processors-up-to-192-cores-coming-in-h2-2024

There is also Tom's, but not sure how reliable they are:

The Zen 5c models employ up to 12 3nm CCDs with 16 Zen 5c cores per chiplet paired with the same I/O die.

https://www.tomshardware.com/pc-com...gen-zen-5-chips-with-up-to-192-cores-500w-tdp
 

inquiss

Senior member
Oct 13, 2010
201
275
136
There was exactly 1 reference I could get from googling this:

According to AMD, the CCDs on this chip were fabbed on a 3nm process (undoubtedly TSMC’s), with AMD apparently looking to take advantage of the densest process available in order to maximize the number of CPU cores they can place on a single chip.

https://www.anandtech.com/show/2142...-processors-up-to-192-cores-coming-in-h2-2024

There is also Tom's, but not sure how reliable they are:

The Zen 5c models employ up to 12 3nm CCDs with 16 Zen 5c cores per chiplet paired with the same I/O die.

https://www.tomshardware.com/pc-com...gen-zen-5-chips-with-up-to-192-cores-500w-tdp
It's as others have stated. Dense is on n3e and desktop and standard Turin on n4p
 
  • Like
Reactions: Joe NYC