mehh...the most frustrating part of the project was the fact that we had a full diagram of the processor in the book, but it resolved brances in the EX stage(as it was in the non-pipelined datapath), and we had to move it to the ID stage to reduce stalls....we weren't told anything other than we'd need new forwarding logic. Oh well....4500 signals later she's running.