I am a bit confused. Do they have to be the Xeon varient to be SMP compatible or do they just have to be identical PIIIs? And then is that in speed and FSB only or in revision also?
Thank you!
-Por
Thank you!
-Por
Question about PIIIs and SMP...
- Thread starter InlineFive
- Start date
TRENDING THREADS
-
Discussion Zen 5 Speculation (EPYC Turin and Strix Point/Granite Ridge - Ryzen 9000)- Started by DisEnchantment
- Replies: 25K
-
Discussion Intel Meteor, Arrow, Lunar & Panther Lakes + WCL Discussion Threads
- Started by Tigerick
- Replies: 23K
-
Discussion Intel current and future Lakes & Rapids thread- Started by TheF34RChannel
- Replies: 23K
-
-
Facebook
Twitter