• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

NV20 using QDR Sdram??

Sure,
There is no such thing as QDR-SDRAM. It was cleared up in another thread. There is QDR-SRAM, but that is a completely different thing.
 
I'm not exactly postive. I believe SRAM is what they use in caches, I'll see if I can find the thread that talked about this a little......


here it is just read the last 3 pages to get the info
 
its rumored memory is 200mhz 256bit DDR Sdram.

The previous geforeces had a 128 data bus, so the rumored 256 data bus would effectivley double the DDR's bandwith. so basically it'd be as fast as 128bit QDR SDRAM.
 
SRAM (static RAM) uses high-speed latches (logic gates in a sequential circuit) to store information. As long as power is supplied to the circuit, it will retain the information. The advantage is that they are very fast and the logic design is very simple, but they are expensive to produce. It is mainly used in high-speed cache situations.

DRAM (dynamic RAM, ie EDO DRAM, SDRAM, DDR SDRAM, RDRAM) uses miniature capacitors to store information. The advantage is that they are very inexpensive to produce, but they are difficult to design. Also, because the capacitors loose their charge, they must be refreshed every few milliseconds, which is why DRAM inherently has a much higher latency that SRAM. DRAM is used for main memory.
 
SRAM consists of 4 transistors and 1 resistor per cell, therefore it is more expensive to produce than DRAM (as in SDRAM) wich only uses 1 transistor per cell.

If it were not so much more expensive to produce, SRAM could very well be used instead of DRAM.

Patrick Palm

Am speaking for PC Resources

 
In DRAM information is stored as capacitor charge and it decays over time.
So it has to be refreshed which makes it slower.SRAM stores information without recharge.
It needs 4 transistors in order to be able to do that.
 
Ohhh...good 😀
Thanx. But....why 4 transistors don't require recharge? Electric charge decay after a certain time anyway, or not?
 
I'm sorry, i do not have the time to go into these things, you will have to do some homework on the SRAM - SDRAM technology, do what everyone else does, search the web. If you have any questions about the validity of each technology, or any term probs, then please put that in another thread, you will surely get help.

This place is filled with people who know everything about anything.

Patrick Palm

Am speaking for PC Resources
 
SRAM cell is not charged. It flips from one state to another
when you write '1' or '0' in it.
It retains its state (last written number) as long as power is on.
 
Back
Top