Number after CAS latency in Hynix RAM label?

mrpete

Member
Jan 24, 2009
26
0
66
I need a compatible DIMM to go with the RAM shown below. This is for an older, triple memory channel, dual Xeon E5640 machine. I have 8 DIMMs and I need a 9th DIMM. The full DIMM label info is:

8GB 2Rx4 PC3L-10600R-9-12-E2
HMT31GR7CFR4A-H9 T8 AD 1301

I have the PDF below that pretty much completely describes the characteristics of the above RAM.

computing_ds_2Gb_DDR3L(C-ver)based_RDIMMs(Rev.1.1).pdf

The "8GB 2Rx4 PC3L-10600R-9" part I get = overall size, "rank/chip organization," low power DDR3 RAM, speed and CAS latency of 9.

MAIN QUESTION -> What I would like to know is what does the "12-E2" indicate?

The "HMT31GR7CFR4A-H9" part is decodable via Hynix docs, so I'm not asking about that. If you happen to know what "T8 AD" is that would be icing on the cake, but I'm not too concerned there. I strongly suspect that "1301" is something like a batch number.

Looking at available used DIMMs I notice that the same Hynix part number is available, only it is labeled "9-11-E2," as below. I believe that I also saw a DIMM labeled "9-10-E1."

8GB 2Rx4 PC3L-10600R-9-11-E2

Anybody got a Captain Midnight decoder ring that works on those symbols/numbers?
 

mrpete

Member
Jan 24, 2009
26
0
66
Well, it seems that the info I asked for above is indeed on the Hynix tech support website. You just have to know where to look and then which "buttons to push" to make it appear.


THE SHORT VERSION IS: The "11-E2" vs. "12-E2" that I was asking about is an SPD change. One SPD version is 11 and the other is 12 (?v1.1 vs. v1.2?). If I understand it correctly it is the format of the SPD info that has changed. You would think that the CPU/memory controller/BIOS should be able to handle a data structure change like that (get the latest BIOS). The proof is in the pudding. If "11-E2" and "12-E2" DIMMs were mixed and all the DIMMs "worked in harmony" and the speed/etc. was set correctly, then there's no problem at all since SPD only comes into play during the boot/setup phase.


THE LONG VERSION FOLLOWS ...

In this case the Hynix DDR3 DIMM label info breakdown is ...

8GB 2Rx4 PC3L-10600R-9-12-E2
HMT31GR7CFR4A-H9 T8 AD 1301

8GB = module capacity = amount of GiB of RAM on the DIMM

2Rx4 = module configuration = number of ranks of RAM and the device organization

PC3L = DDR3 low voltage @1.35v / Another option is PC3 @1.5v = "normal voltage."
~ ~ It appears that if needed Hynix 1.35v Reg. RAM can also run at 1.5v.
~ ~ Lower voltage generates a bit less heat.

10600R = speed and type of RAM / This particular DIMM is registered RAM.
~ ~ For Hynix DDR3 RAM type there are many RAM types: U, R, V, S, L, A, E, M.
~ ~ Unbuffered, Reg., VLP Reg., Unbuffered SO-DIMM, LRDIMM, ECC SO-DIMM, etc.

9 = CAS latency, measured in clocks at max. operating frequency

12 = SPD revision = JEDEC SPD revision encodings and additions level
~ ~ SPD = serial presence detect = how to get the DIMMs operating parameters

E2 = Gerber revision = JEDEC reference design file used for the DIMM
~ ~ Hello Electrical Engineers, is this some design library kinda thing?

HMT31GR7CFR4A-H9 = part number / This is quite decodable using Hynix documents.
~ ~ Many characteristics are in here: density/depth/data width/pkg. type/etc.

T8 = Module option code = what options the DIMM has
~ ~ There is a breakout of these codes below.
~ ~ This DIMM has a temp. sensor, but no heat spreader.
~ ~ It also has "IDT Reg. / PLL A1 (Evergreen)" ... whatever that is.

AD = Process code = This info is internal to Hynix.
~ ~ Hynix lists this info/code as for "internal use" only.

1301 = Year & Week = year and week that the DIMM was manufactured.
~ ~ Look like this DIMM was made in the first week of 2013 = Jan. 2013.

-----------

The following abbreviations are used below:
Int. = Integrated
w/o = with out
TS = Thermal Sensor
Reg. = Register
FDHS = Full DIMM Heat Spreader


Module Option Code Information
------------------------------

Meaning ~ ~ ~ ~ ~ Description

N0=NT/NF ~ ~ ~ ~ ~ w/o TS, w/o FDHS
T0=TS/NF ~ ~ ~ ~ ~ Integrated TS w/o FDHS
T1=TS/NH/INPHI ~ ~ ~ ~ ~ Int. TS w/o FDHS, INPHI Reg. / PLL B2 GS-04
T2=TS/NH/INPHI ~ ~ ~ ~ ~ Int. TS w/o FDHS, INPHI Reg. / PLL LV GS-02
T3=TS/NH/INPHI ~ ~ ~ ~ ~ Int. TS w/o FDHS, INPHI Reg. / PLL UV GS-02
T4=TS/NH/INPHI ~ ~ ~ ~ ~ Int. TS w/o FDHS, INPHI Reg. / PLL XV GS-02
T6=TS/NH/IDT ~ ~ ~ ~ ~ Int. TS w/o FDHS, IDT Reg. / PLL 5 (5.0)
T7=TS/NH/IDT ~ ~ ~ ~ ~ Int. TS w/o FDHS, IDT Reg. / PLL B (HLB)
T8=TS/NH/IDT ~ ~ ~ ~ ~ Int. TS w/o FDHS, IDT Reg. / PLL A1 (Evergreen)
TB=TS/NH/TI ~ ~ ~ ~ ~ Int. TS w/o FDHS, TI Reg. / PLL 3.1
TC=TS/NH/TI ~ ~ ~ ~ ~ Int. TS w/o FDHS, TI Reg. / PLL 4.2
TD=TS/NH/TI ~ ~ ~ ~ ~ Int. TS w/o FDHS, TI Reg. / PLL 5.0
D1=TS/FD/INPHI ~ ~ ~ ~ ~ Int. TS & FDHS, INPHI Reg. / PLL B2 GS-04
D2=TS/FD/INPHI ~ ~ ~ ~ ~ Int. TS & FDHS, INPHI Reg. / PLL LV GS-02
D3=TS/FD/INPHI ~ ~ ~ ~ ~ Int. TS & FDHS, INPHI Reg. / PLL UV GS-02
D4=TS/FD/INPHI ~ ~ ~ ~ ~ Int. TS & FDHS, INPHI Reg. / PLL XV GS-02
D6=TS/FD/IDT ~ ~ ~ ~ ~ Int. TS & FDHS, IDT Reg. / PLL 5 (5.0)
D7=TS/FD/IDT ~ ~ ~ ~ ~ Int. TS & FDHS, IDT Reg. / PLL B (HLB)
D8=TS/FD/IDT ~ ~ ~ ~ ~ Int. TS & FDHS, IDT Reg. / PLL A1 (Evergreen)
DB=TS/FD/TI ~ ~ ~ ~ ~ Int. TS & FDHS, TI Reg. / PLL 3.1
DC=TS/FD/TI ~ ~ ~ ~ ~ Int. TS & FDHS, TI Reg. / PLL 4.2
DD=TS/FD/TI ~ ~ ~ ~ ~ Int. TS & FDHS, TI Reg. / PLL 5.0
M1=TS/FD/INPHI Rev 1st ~ ~ ~ ~ ~ Int. TS & FDHS, INPHI MB iMB02-GS02A
M2=TS/FD/INPHI Rev 2nd ~ ~ ~ ~ ~ Int. TS & FDHS, INPHI MB Revision 2
M6=TS/FD/IDT Rev 1st ~ ~ ~ ~ ~ Int. TS & FDHS, IDT MB Greendale (TBD)
M7=TS/FD/IDT Rev 2nd ~ ~ ~ ~ ~ Int. TS & FDHS, IDT Revision (TBD)
MB=TS/FD/Montage Rev 1st ~ ~ ~ ~ ~ Int. TS & FDHS, Montage MB C0
MC=TS/FD/Montage Rev 2nd ~ ~ ~ ~ ~ Int. TS & FDHS, Montage Revision 2
 
Last edited: