So at what point do ivy bridge start to see degradation? 1.2v? 1.3v or more?
So at what point do ivy bridge start to see degradation? 1.2v? 1.3v or more?
The equation to determine collector current is simple: Ic=Is[e^(eVbe/kT)-1] where Vbe is the base emitter voltage, Is is the saturation current, and Ic is the collector current. As you can see, even a small increase in voltage will increase current by a relatively large amount, which will in turn increase the rate of degradation. (Hopefully that makes sense, I typed this on my phone and equations are hard to type that way.)
Way to keep us on the edge of our seat pm... In your professional opinion as a CPU designer, what would you consider a "safe" voltage for both SB and IB CPU's?
snip
I don't need some high-up guy at Intel showing up in my cube and saying "hey, we read that you told everyone on a super popular website that it's ok to take their CPU's up to <insert voltage>. How about we walk over to that conference room over there and explain to us how your paycheck is going to cover the returns from your great advice".
....... I will say that, like MrDudeMan, I work as a CPU designer at Intel and I look at some of the voltages that people say are "safe" and I think that I'd be worried about doing that with a chip that I am playing with on a tester (and thus costs me nothing if I nuke it... I walk over to inventory control and say "hey, can I have another?". I'm an engineer and so maybe I'm a bit conservative, but my "safe" voltage for my i7-2600K on my home computer is a lot lower than most of what I read on here.
* Not an Intel spokesperson *
That's the Ebers-Moll equation... and it's for bipolar junction transistors (BJTs)... CPU's use metal-oxide field effect transistors (MOSFETs) which use a totally different equation. From Wikipedia: http://en.wikipedia.org/wiki/MOSFET
![]()
As far as degradation, yes, it's definitely real.
A fairly straightforward explanation: http://www.anandtech.com/show/2468/6
More in-depth explanations:
http://en.wikipedia.org/wiki/Hot-carrier_injection
http://www.chironholdings.com/chirontechnology/references/App Notes/TDDB.pdf
http://en.wikipedia.org/wiki/Negative_bias_temperature_instability
And I could post some really good articles if people have access to IEEE Xplore - or you can do it yourself by searching for articles on "time dependent dieletric breakdown (TDDB)", "bias temperature instability (AKA "PMOS BTI")", "hot electron threshold reduction (aka "NMOS hot-E") which are the three main degradation mechanisms nowadays.
As far as calculations, they won't work because you don't know the cells that are prone to be affected on a given CPU - so knowing the current values or whatever doesn't help because you don't know the structures that will fail first. In simpler terms, you have a chip with a weak spot, but you don't know what it is. The only guys who could make an educated guess are the reliability engineers at Intel, and even then it's a matter of statistics. Meaning, even an expert at Intel couldn't look at an individual chip and say anything specific.
I will say that, like MrDudeMan, I work as a CPU designer at Intel and I look at some of the voltages that people say are "safe" and I think that I'd be worried about doing that with a chip that I am playing with on a tester (and thus costs me nothing if I nuke it... I walk over to inventory control and say "hey, can I have another?"). I'm an engineer and so maybe I'm a bit conservative, but my "safe" voltage for my i7-2600K on my home computer is a lot lower than most of what I read on here.
* Not an Intel spokesperson *
You took the words right out of my mouth.
Now, back to Mass Effect 3. I'm stuck on the last guy, although I haven't put much effort into it yet.
How do you get stuck on "marauder shields"?
Let's just be clear. You're talking about that guy that you just pistol to the head two or three times while limping, right?
Sorry for the derail
PM, what do you think of things like Indigo Xtreme? I've ordered some, but I want to get an informed idea.
Thanks. It has been quite a while since I worked in circuit design (8 years ago this July) and I have forgotten nearly every equation other than the most basic in that time. I do remember seeing permanent changes in the transistors I tested (power gates, which would have large amounts of current rush through them to fire a squib and deploy an airbag. And also similar circuits but used to power a three-phase motor and those coukd draw north of 150 amps making testing difficult to test on a bench, since I had to design a circuit to generate that much current with a powersupply that could only supply 100 amps.)
I will gladly tip my hat to you for remembering the Ebers-Moll equation... I couldn't hope to remember it. I memorized it for an exam way back when... but it's long since been forgotten. About all that I could remember of any of this is that the equation you posted didn't look right for MOSFETs. An airbag control circuit sounds like a really cool project... that must have been a lot of fun to get working... and to test.
Yeah, I did that on purpose. I don't need some high-up guy at Intel showing up in my cube and saying "hey, we read that you told everyone on a super popular website that it's ok to take their CPU's up to <insert voltage>.
* Still not an Intel spokesperson. *
That article seems 100% theoretical with no direct evidence or proof.
I still have yet to hear about a dead Sandy Bridge CPU from overvolting. I'm sure it can happen as I once overvolted an Athlon XP to death, but I'm still curious.
