It is a fix to allow for programs that rely on the TSC for timing to not break when the CPU frequency changes dynamically, which currently occurs for A64 CPUs with C&Q enabled and Pentium-M CPUs with SpeedStep enabled.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.