Unless plans changed from May 2019 - they aren’t backporting anything
And I'm talking about that power draw for OG Skylake clocks. Best case scenario.I don't think they would bother if it was that bad. Remember I am talking about 200 W.
And I'm talking about that power draw for OG Skylake clocks. Best case scenario.
Well yeah, that's why I think it's a dumb idea that has no basis in reality.If it was that bad, why bother? Nothing would surprise me with Intel these days though.
Well yeah, that's why I think it's a dumb idea that has no basis in reality.
Rocket Lake may not be Skylake, but I can certainly tell you it's neither Sunny nor Willow Cove. Both would be extremely stupid moves.
I'm still sticking by the Skylake-X cores on a ring bus theory I had ages ago. It's the only thing that makes sense.
Well, can it be heavily modified Sunny or willow Cove, maybe with smaller cache? Skylake-X cores on ring bus will provide no benefits on mainstream over existing 8 cores they have. Might as well be cometlake 8 cores
The reason to use anything other than good ol regular Skylake would be to get better regular application/gaming performance, not AVX-512. It's definitely either Willow or Skylake.
Yes they could theoretically use a different chip for the graphics part but this is unlikely for a GT1 with only 32 EUs. Overall this is clearly an indication of a Tigerlake version in 14nm.
Now I am in total agreement that if this thing is using Willow Cove that it will be drawing a ton of juice. But it should (better be?) able to still do 5 Ghz on all cores.
TGL-S is back on the table now
I mean it's a possibility. Not that it's definitely happening.According to whom? Am I missing something?
Assuming the AVX512 and PCIe4 support is accurate, it pretty much rules out the possibility of Skylake. Plus there is Gen12 graphics. Yes they could theoretically use a different chip for the graphics part but this is unlikely for a GT1 with only 32 EUs. Overall this is clearly an indication of a Tigerlake version in 14nm.
I mean it's a possibility. Not that it's definitely happening.
I don't see it. Intel has . . . shall we say, highly morphological roadmaps as of late, but one of the things that's consistently on all their roadmaps is: no mention of TigerLake parts with more than 4c, and definitely not anything for their desktop sockets.
Also, to whoever said 5GHz might be possible with Rocket Lake, I'd like to say, how much do you enjoy running your CPU under LN2 all the time?
Intel is definitely going to be encouraging Water even with Comet. Remember that the base TDP is now 125 W.
If it's AVX-512 and based on Skylake, then its Skylake-X.
On 14nm, it might end up more than 200mm2 even with GT1. The graphics part gets a real good shrink using the 10nm, closer to their 2.7x figure. If they want to alleviate the pressure on 14nm fabs, that wouldn't be the way to go.
I could see a 14nm + 14nm part, aligning with earlier roadmaps. 14nm + 10nm seems too small unless they are planning on a refresh with the GPU getting a full 96EU version.
In the tweakers roadmap there was only one RKL-U with 14+10nm, the other RKL-U and RKL-S was only 14nm.
Yes but SKL-X would be a downgrade for the mainstream, gaming IPC is much lower and only 8C, any additional work on this is a waste.
Not on a ring-bus it wouldn't be.Yes but SKL-X would be a downgrade for the mainstream, gaming IPC is much lower and only 8C, any additional work on this is a waste.
How much of that is down to the core, and how much is down to the higher latency from mesh fabric? Put the same core with AVX-512 and extra cache on a ringbus, and I expect to see improved gaming performance.
Its a good way to get AVX-512 support across their whole lineup (finally), and would help encourage developers.
Intel told the highend Skylake is optimized for datacenter workloads. I don't think it's only a mesh issue, SKL-X only has 1 MB L3 whereas Skylake-S has 2 MB and with Willow Cove Intel goes up to 3MB per core. This is not a simple stepping change converting a SKL-X core onto a ringbus system, I would say this is a huge work if they really would do this, definitely not a trivial task. So much effort for a dead architecture which in the end won't be faster than CML, with 8 cores most likely slower. AVX 512 won't help them, they might gain a few percent in x265 benchmarks and that's it. To be honest this a a stupid idea to even think about.