Popular opinion is that the small(ish) L2$ on AMD chips are not a problem because of the IMC.
However to recollection I can't remember a detailed architectural analysis performed and published which detailed why the IPC for Phenom is less than the IPC for Kentsfield/Yorkfield.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.