• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

GF Achieves 14nm FinFET Technology Success for Next-Generation AMD Produ

Page 3 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.
Gate pitches ARE what defines the dimensions of the transistor, am I not correct ? Just because the difference is relatively small doesn't validate your claim that Samsung's 14nm node is just 20nm with FinFETs ... 🙂

The gate pitch is a property of the transistor and a FinFET is a kind of transistor. What both TSMC and Samsung did was take the metal stacks of their respective 20nm processes (20SoC for TSMC, 20nm LPP for Samsung which never actually entered volume production, FYI) and replace the planar transistors with finFETs.

So to the extent that TSMC's "16nm" is just "20nm with finFETs" so too is Samsung's "14nm."

As for revenue breakdown, I would like to know what their 16nm node nets ALONE ...

A lot of people would, but unfortunately since Apple is the only customer really buying 16nm wafers in any significant quantity, TSMC is reporting combined 16nm+20nm to obscure the Apple-specific data as much as possible.
 
The gate pitch is a property of the transistor and a FinFET is a kind of transistor. What both TSMC and Samsung did was take the metal stacks of their respective 20nm processes (20SoC for TSMC, 20nm LPP for Samsung which never actually entered volume production, FYI) and replace the planar transistors with finFETs.

So to the extent that TSMC's "16nm" is just "20nm with finFETs" so too is Samsung's "14nm."



A lot of people would, but unfortunately since Apple is the only customer really buying 16nm wafers in any significant quantity, TSMC is reporting combined 16nm+20nm to obscure the Apple-specific data as much as possible.

Samsung semiconductor doesn't even list 20nm for sale and even if they did have 20nm where's proof that their 14nm is just 20nm with FinFETs ?

Or maybe their only reporting 20nm + 16nm just to save face for the fact that 16nm is hardly been ordered at all when their revenue for September declined by 13% compared to last year ...
 
Samsung semiconductor doesn't even list 20nm for sale and even if they did have 20nm where's proof that their 14nm is just 20nm with FinFETs ?

Or maybe their only reporting 20nm + 16nm just to save face for the fact that 16nm is hardly been ordered at all when their revenue for September declined by 13% compared to last year ...

My post really got you riled up. Why is that?

You seem to fail to realize that line width hasn't has anything to do with node size for a decade.
 
My post really got you riled up. Why is that?

You seem to fail to realize that line width hasn't has anything to do with node size for a decade.

Is that supposed to be a catch-22 ?

Your right about line width's not mattering anymore in marketing hence why Intel's 14nm node isn't even a 14nm half-pitch! 😉
 
Back
Top