<< You cant transfer more information than the fsb can handle si it's a waste of money+ higher latency >>
So how do 2 Celerons perform better than 1 in a SMP-enabled application? BTW, DDR has practically the same latency as normal SDRAM, which you should have, unless you think it's too laggy.