my question is whether the first dual channel pair are handled preferentially by the on-die mem controller than the second dual channel pair? Is there a preference or speed advantage to one pair?
This begs the question of why the timings are slower when all 4 slots are populated. any insight on this?
This begs the question of why the timings are slower when all 4 slots are populated. any insight on this?
