• We’re currently investigating an issue related to the forum theme and styling that is impacting page layout and visual formatting. The problem has been identified, and we are actively working on a resolution. There is no impact to user data or functionality, this is strictly a front-end display issue. We’ll post an update once the fix has been deployed. Thanks for your patience while we get this sorted.

dual channel and amd

bwanaaa

Senior member
my question is whether the first dual channel pair are handled preferentially by the on-die mem controller than the second dual channel pair? Is there a preference or speed advantage to one pair?

This begs the question of why the timings are slower when all 4 slots are populated. any insight on this?
 
depends on the AMD core....if your talking A64, you must have a sandiego/venice/x2 core to "officially" support 4 dimms @ 400mhz....its just very stressfull on the memory controller to run dual channel x4 DIMMS...thats why it downclocked it on earlier cores...
 
tnx for the reply. yea, i'm running an x2. just wondering what specifically about 4 slots creates stress-is the htt not high enough? and are the 2 dual channel pairs EXACTLY equal the way they are treated or is the second channel an overflow channel.?
 
You memory will run at the slowest sticks speed for starters. As for prefrential treatment the first pair has information written to it before the second so I guess that could be preferential treatment. The only stress is when four dimms at used on a .9 micron A64 (cept the winnie) you have to run it at 2T instead of 1T. So yes the second pair will by used as an overflow but again all sticks run at the worst sticks speed. Interms of second sticks think of each pair as a RAID 0 array, the information is split beyween the 2 to double bandwith.
 
Back
Top